mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-26 07:29:55 +00:00
ebdeeab812
- Each target asm parser now creates its own MCSubtatgetInfo (if needed). - Changed AssemblerPredicate to take subtarget features which tablegen uses to generate asm matcher subtarget feature queries. e.g. "ModeThumb,FeatureThumb2" is translated to "(Bits & ModeThumb) != 0 && (Bits & FeatureThumb2) != 0". git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@134678 91177308-0d34-0410-b5e6-96231b3b80d8
92 lines
3.2 KiB
C++
92 lines
3.2 KiB
C++
//===-- PTXTargetMachine.cpp - Define TargetMachine for PTX ---------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Top-level implementation for the PTX target.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "PTX.h"
|
|
#include "PTXMCAsmInfo.h"
|
|
#include "PTXTargetMachine.h"
|
|
#include "llvm/PassManager.h"
|
|
#include "llvm/Target/TargetRegistry.h"
|
|
#include "llvm/Support/raw_ostream.h"
|
|
|
|
using namespace llvm;
|
|
|
|
namespace llvm {
|
|
MCStreamer *createPTXAsmStreamer(MCContext &Ctx, formatted_raw_ostream &OS,
|
|
bool isVerboseAsm, bool useLoc,
|
|
bool useCFI,
|
|
MCInstPrinter *InstPrint,
|
|
MCCodeEmitter *CE,
|
|
TargetAsmBackend *TAB,
|
|
bool ShowInst);
|
|
}
|
|
|
|
extern "C" void LLVMInitializePTXTarget() {
|
|
|
|
RegisterTargetMachine<PTX32TargetMachine> X(ThePTX32Target);
|
|
RegisterTargetMachine<PTX64TargetMachine> Y(ThePTX64Target);
|
|
|
|
RegisterAsmInfo<PTXMCAsmInfo> Z(ThePTX32Target);
|
|
RegisterAsmInfo<PTXMCAsmInfo> W(ThePTX64Target);
|
|
|
|
TargetRegistry::RegisterAsmStreamer(ThePTX32Target, createPTXAsmStreamer);
|
|
TargetRegistry::RegisterAsmStreamer(ThePTX64Target, createPTXAsmStreamer);
|
|
}
|
|
|
|
namespace {
|
|
const char* DataLayout32 =
|
|
"e-p:32:32-i64:32:32-f64:32:32-v128:32:128-v64:32:64-n32:64";
|
|
const char* DataLayout64 =
|
|
"e-p:64:64-i64:32:32-f64:32:32-v128:32:128-v64:32:64-n32:64";
|
|
}
|
|
|
|
// DataLayout and FrameLowering are filled with dummy data
|
|
PTXTargetMachine::PTXTargetMachine(const Target &T,
|
|
const std::string &TT,
|
|
const std::string &CPU,
|
|
const std::string &FS,
|
|
bool is64Bit)
|
|
: LLVMTargetMachine(T, TT, CPU, FS),
|
|
DataLayout(is64Bit ? DataLayout64 : DataLayout32),
|
|
Subtarget(TT, CPU, FS, is64Bit),
|
|
FrameLowering(Subtarget),
|
|
InstrInfo(*this),
|
|
TLInfo(*this) {
|
|
}
|
|
|
|
PTX32TargetMachine::PTX32TargetMachine(const Target &T,
|
|
const std::string& TT,
|
|
const std::string& CPU,
|
|
const std::string& FS)
|
|
: PTXTargetMachine(T, TT, CPU, FS, false) {
|
|
}
|
|
|
|
PTX64TargetMachine::PTX64TargetMachine(const Target &T,
|
|
const std::string& TT,
|
|
const std::string& CPU,
|
|
const std::string& FS)
|
|
: PTXTargetMachine(T, TT, CPU, FS, true) {
|
|
}
|
|
|
|
bool PTXTargetMachine::addInstSelector(PassManagerBase &PM,
|
|
CodeGenOpt::Level OptLevel) {
|
|
PM.add(createPTXISelDag(*this, OptLevel));
|
|
return false;
|
|
}
|
|
|
|
bool PTXTargetMachine::addPostRegAlloc(PassManagerBase &PM,
|
|
CodeGenOpt::Level OptLevel) {
|
|
// PTXMFInfoExtract must after register allocation!
|
|
PM.add(createPTXMFInfoExtract(*this, OptLevel));
|
|
return false;
|
|
}
|