mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-30 21:29:28 +00:00
9b60cb102a
This will simplify the SGPR spilling and also allow us to use MachineFrameInfo for calculating offsets, which should be more reliable than our custom code. This fixes a crash in some cases where a register would be spilled in a branch such that the VGPR defined for spilling did not dominate all the uses when restoring. This fixes a crash in an ocl conformance test. The test requries register spilling and is too big to include. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@216217 91177308-0d34-0410-b5e6-96231b3b80d8
72 lines
2.2 KiB
C++
72 lines
2.2 KiB
C++
//===- SIMachineFunctionInfo.h - SIMachineFunctionInfo interface -*- C++ -*-==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
/// \file
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
#ifndef LLVM_LIB_TARGET_R600_SIMACHINEFUNCTIONINFO_H
|
|
#define LLVM_LIB_TARGET_R600_SIMACHINEFUNCTIONINFO_H
|
|
|
|
#include "AMDGPUMachineFunction.h"
|
|
#include <map>
|
|
|
|
namespace llvm {
|
|
|
|
class MachineRegisterInfo;
|
|
|
|
/// This class keeps track of the SPI_SP_INPUT_ADDR config register, which
|
|
/// tells the hardware which interpolation parameters to load.
|
|
class SIMachineFunctionInfo : public AMDGPUMachineFunction {
|
|
void anchor() override;
|
|
public:
|
|
|
|
struct SpilledReg {
|
|
unsigned VGPR;
|
|
int Lane;
|
|
SpilledReg(unsigned R, int L) : VGPR (R), Lane (L) { }
|
|
SpilledReg() : VGPR(0), Lane(-1) { }
|
|
bool hasLane() { return Lane != -1;}
|
|
};
|
|
|
|
struct RegSpillTracker {
|
|
private:
|
|
unsigned CurrentLane;
|
|
std::map<unsigned, SpilledReg> SpilledRegisters;
|
|
public:
|
|
unsigned LaneVGPR;
|
|
RegSpillTracker() : CurrentLane(0), SpilledRegisters(), LaneVGPR(0) { }
|
|
/// \p NumRegs The number of consecutive registers what need to be spilled.
|
|
/// This function will ensure that all registers are stored in
|
|
/// the same VGPR.
|
|
/// \returns The lane to be used for storing the first register.
|
|
unsigned reserveLanes(MachineRegisterInfo &MRI, MachineFunction *MF,
|
|
unsigned NumRegs = 1);
|
|
void addSpilledReg(unsigned FrameIndex, unsigned Reg, int Lane = -1);
|
|
const SpilledReg& getSpilledReg(unsigned FrameIndex);
|
|
bool programSpillsRegisters() { return !SpilledRegisters.empty(); }
|
|
};
|
|
|
|
// SIMachineFunctionInfo definition
|
|
|
|
SIMachineFunctionInfo(const MachineFunction &MF);
|
|
SpilledReg getSpilledReg(MachineFunction *MF, unsigned FrameIndex,
|
|
unsigned SubIdx);
|
|
unsigned PSInputAddr;
|
|
struct RegSpillTracker SpillTracker;
|
|
unsigned NumUserSGPRs;
|
|
std::map<unsigned, unsigned> LaneVGPRs;
|
|
};
|
|
|
|
} // End namespace llvm
|
|
|
|
|
|
#endif
|