mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-31 12:30:06 +00:00
Thumb1 has legitimate reasons for preferring 32-bit alignment of types i1/i8/i16, since the 16-bit encoding of "add rD, sp, #imm" requires #imm to be a multiple of 4. However, this is a trade-off betweem code size and RAM usage; the DataLayout string is not the best place to represent it even if desired. So this patch removes the extra Thumb requirements, hopefully making ARM and Thumb completely compatible in this respect. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@219734 91177308-0d34-0410-b5e6-96231b3b80d8
21 lines
391 B
LLVM
21 lines
391 B
LLVM
; RUN: llc -mtriple=armv7-linux-gnueabi %s -o - | FileCheck %s
|
|
|
|
@var_agg = global {i8, i8} zeroinitializer
|
|
|
|
; CHECK: .globl var_agg
|
|
; CHECK-NEXT: .align 2
|
|
|
|
@var1 = global i1 zeroinitializer
|
|
|
|
; CHECK: .globl var1
|
|
; CHECK-NOT: .align
|
|
|
|
@var8 = global i8 zeroinitializer
|
|
|
|
; CHECK: .globl var8
|
|
; CHECK-NOT: .align
|
|
|
|
@var16 = global i16 zeroinitializer
|
|
|
|
; CHECK: .globl var16
|
|
; CHECK-NEXT: .align 1 |