mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-14 11:32:34 +00:00
77217229ba
The constructs %hi() and %lo() represent the high and low 16 bits of the address. Because the 16 bit offset field of an LW instruction is interpreted as signed, if bit 15 of the low part is 1 then the low part will act as a negative and 1 needs to be added to the high part. Contributer: Vladimir Medic git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@175707 91177308-0d34-0410-b5e6-96231b3b80d8 |
||
|---|---|---|
| .. | ||
| do_switch.ll | ||
| ef_frame.ll | ||
| elf_basic.s | ||
| elf_eflags.ll | ||
| elf_st_other.ll | ||
| elf-bigendian.ll | ||
| elf-gprel-32-64.ll | ||
| elf-N64.ll | ||
| elf-objdump.s | ||
| elf-reginfo.ll | ||
| elf-relsym.ll | ||
| elf-tls.ll | ||
| higher_highest.ll | ||
| hilo-addressing.s | ||
| lea_64.ll | ||
| lit.local.cfg | ||
| mips64-alu-instructions.s | ||
| mips64-register-names.s | ||
| mips64extins.ll | ||
| mips64shift.ll | ||
| mips_directives.s | ||
| mips_gprel16.ll | ||
| mips-alu-instructions.s | ||
| mips-coprocessor-encodings.s | ||
| mips-expansions.s | ||
| mips-fpu-instructions.s | ||
| mips-jump-instructions.s | ||
| mips-memory-instructions.s | ||
| mips-register-names.s | ||
| mips-relocations.s | ||
| multi-64bit-func.ll | ||
| nabi-regs.s | ||
| pr11877.s | ||
| r-mips-got-disp.ll | ||
| set-at-directive.s | ||
| sext_64_32.ll | ||
| sym-offset.ll | ||
| xgot.ll | ||