mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-26 07:29:55 +00:00
Essentially the same as the GEP change in r230786. A similar migration script can be used to update test cases, though a few more test case improvements/changes were required this time around: (r229269-r229278) import fileinput import sys import re pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)") for line in sys.stdin: sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line)) Reviewers: rafael, dexonsmith, grosser Differential Revision: http://reviews.llvm.org/D7649 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
36 lines
1.5 KiB
LLVM
36 lines
1.5 KiB
LLVM
; RUN: llc < %s -mtriple=thumbv7-apple-darwin -O3 -relocation-model=pic -disable-fp-elim -mcpu=cortex-a8
|
|
; rdar://8110842
|
|
|
|
declare arm_apcscc i32 @__maskrune(i32, i32)
|
|
|
|
define arm_apcscc i32 @strncmpic(i8* nocapture %s1, i8* nocapture %s2, i32 %n) nounwind {
|
|
entry:
|
|
br i1 undef, label %bb11, label %bb19
|
|
|
|
bb11: ; preds = %entry
|
|
%0 = sext i8 0 to i32 ; <i32> [#uses=1]
|
|
br i1 undef, label %bb.i.i10, label %bb1.i.i11
|
|
|
|
bb.i.i10: ; preds = %bb11
|
|
br label %isupper144.exit12
|
|
|
|
bb1.i.i11: ; preds = %bb11
|
|
%1 = tail call arm_apcscc i32 @__maskrune(i32 %0, i32 32768) nounwind ; <i32> [#uses=1]
|
|
%2 = icmp ne i32 %1, 0 ; <i1> [#uses=1]
|
|
%3 = zext i1 %2 to i32 ; <i32> [#uses=1]
|
|
%.pre = load i8, i8* undef, align 1 ; <i8> [#uses=1]
|
|
br label %isupper144.exit12
|
|
|
|
isupper144.exit12: ; preds = %bb1.i.i11, %bb.i.i10
|
|
%4 = phi i8 [ %.pre, %bb1.i.i11 ], [ 0, %bb.i.i10 ] ; <i8> [#uses=1]
|
|
%5 = phi i32 [ %3, %bb1.i.i11 ], [ undef, %bb.i.i10 ] ; <i32> [#uses=1]
|
|
%6 = icmp eq i32 %5, 0 ; <i1> [#uses=1]
|
|
%7 = sext i8 %4 to i32 ; <i32> [#uses=1]
|
|
%storemerge1 = select i1 %6, i32 %7, i32 undef ; <i32> [#uses=1]
|
|
%8 = sub nsw i32 %storemerge1, 0 ; <i32> [#uses=1]
|
|
ret i32 %8
|
|
|
|
bb19: ; preds = %entry
|
|
ret i32 0
|
|
}
|