mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-26 05:32:25 +00:00
463fe24f1d
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@143603 91177308-0d34-0410-b5e6-96231b3b80d8
97 lines
2.5 KiB
LLVM
97 lines
2.5 KiB
LLVM
; RUN: llc < %s -O0 -fast-isel-abort -relocation-model=dynamic-no-pic -mtriple=armv7-apple-darwin | FileCheck %s --check-prefix=ARM
|
|
; RUN: llc < %s -O0 -fast-isel-abort -relocation-model=dynamic-no-pic -mtriple=thumbv7-apple-darwin | FileCheck %s --check-prefix=THUMB
|
|
|
|
; Test sitofp
|
|
|
|
define void @sitofp_single_i32(i32 %a, float %b) nounwind ssp {
|
|
entry:
|
|
; ARM: sitofp_single_i32
|
|
; ARM: vmov s0, r0
|
|
; ARM: vcvt.f32.s32 s0, s0
|
|
; THUMB: sitofp_single_i32
|
|
; THUMB: vmov s0, r0
|
|
; THUMB: vcvt.f32.s32 s0, s0
|
|
%b.addr = alloca float, align 4
|
|
%conv = sitofp i32 %a to float
|
|
store float %conv, float* %b.addr, align 4
|
|
ret void
|
|
}
|
|
|
|
define void @sitofp_single_i16(i16 %a, float %b) nounwind ssp {
|
|
entry:
|
|
; ARM: sitofp_single_i16
|
|
; ARM: sxth r0, r0
|
|
; ARM: vmov s0, r0
|
|
; ARM: vcvt.f32.s32 s0, s0
|
|
; THUMB: sitofp_single_i16
|
|
; THUMB: sxth r0, r0
|
|
; THUMB: vmov s0, r0
|
|
; THUMB: vcvt.f32.s32 s0, s0
|
|
%b.addr = alloca float, align 4
|
|
%conv = sitofp i16 %a to float
|
|
store float %conv, float* %b.addr, align 4
|
|
ret void
|
|
}
|
|
|
|
define void @sitofp_single_i8(i8 %a) nounwind ssp {
|
|
entry:
|
|
; ARM: sitofp_single_i8
|
|
; ARM: sxtb r0, r0
|
|
; ARM: vmov s0, r0
|
|
; ARM: vcvt.f32.s32 s0, s0
|
|
; THUMB: sitofp_single_i8
|
|
; THUMB: sxtb r0, r0
|
|
; THUMB: vmov s0, r0
|
|
; THUMB: vcvt.f32.s32 s0, s0
|
|
%b.addr = alloca float, align 4
|
|
%conv = sitofp i8 %a to float
|
|
store float %conv, float* %b.addr, align 4
|
|
ret void
|
|
}
|
|
|
|
define void @sitofp_double_i32(i32 %a, double %b) nounwind ssp {
|
|
entry:
|
|
; ARM: sitofp_double_i32
|
|
; ARM: vmov s0, r0
|
|
; ARM: vcvt.f64.s32 d16, s0
|
|
; THUMB: sitofp_double_i32
|
|
; THUMB: vmov s0, r0
|
|
; THUMB: vcvt.f64.s32 d16, s0
|
|
%b.addr = alloca double, align 8
|
|
%conv = sitofp i32 %a to double
|
|
store double %conv, double* %b.addr, align 8
|
|
ret void
|
|
}
|
|
|
|
define void @sitofp_double_i16(i16 %a, double %b) nounwind ssp {
|
|
entry:
|
|
; ARM: sitofp_double_i16
|
|
; ARM: sxth r0, r0
|
|
; ARM: vmov s0, r0
|
|
; ARM: vcvt.f64.s32 d16, s0
|
|
; THUMB: sitofp_double_i16
|
|
; THUMB: sxth r0, r0
|
|
; THUMB: vmov s0, r0
|
|
; THUMB: vcvt.f64.s32 d16, s0
|
|
%b.addr = alloca double, align 8
|
|
%conv = sitofp i16 %a to double
|
|
store double %conv, double* %b.addr, align 8
|
|
ret void
|
|
}
|
|
|
|
define void @sitofp_double_i8(i8 %a, double %b) nounwind ssp {
|
|
entry:
|
|
; ARM: sitofp_double_i8
|
|
; ARM: sxtb r0, r0
|
|
; ARM: vmov s0, r0
|
|
; ARM: vcvt.f64.s32 d16, s0
|
|
; THUMB: sitofp_double_i8
|
|
; THUMB: sxtb r0, r0
|
|
; THUMB: vmov s0, r0
|
|
; THUMB: vcvt.f64.s32 d16, s0
|
|
%b.addr = alloca double, align 8
|
|
%conv = sitofp i8 %a to double
|
|
store double %conv, double* %b.addr, align 8
|
|
ret void
|
|
}
|