Saleem Abdulrasool a2fce1169d ARM: change implicit immediate forms of {ld,st}r{,b}t to psuedo-instructions ... The implicit immediate 0 forms are assembly aliases, not distinct instruction encodings. Fix the initial implementation introduced in r198914 to an alias to avoid two separate instruction definitions for the same encoding. An InstAlias is insufficient in this case as the necessary due to the need to add a new additional operand for the implicit zero. By using the AsmPsuedoInst, fall back to the C++ code to transform the instruction to the equivalent _POST_IMM form, inserting the additional implicit immediate 0. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@199032 91177308-0d34-0410-b5e6-96231b3b80d8		2014-01-12 04:36:01 +00:00
..
AArch64	[AArch64 NEON]Fix a assertion failure when disassemble SHLL instruction.	2013-11-29 01:29:16 +00:00
ARM	ARM: change implicit immediate forms of {ld,st}r{,b}t to psuedo-instructions	2014-01-12 04:36:01 +00:00
Mips	Support for microMIPS trap instruction with immediate operands.	2013-11-13 13:15:03 +00:00
PowerPC	Add a disassembler to the PowerPC backend	2013-12-19 16:13:01 +00:00
Sparc	[Sparc] Add support for parsing branch instructions and conditional moves.	2014-01-08 06:14:52 +00:00
SystemZ	[SystemZ] Add MC support for interlocked-access 1 instructions	2013-12-24 15:14:05 +00:00
X86	Remove need for MODIFIER_OPCODE in the disassembler tables. AddRegFrms are really more like OrRegFrm so we don't need a difference since we can just mask bits.	2014-01-01 15:29:32 +00:00
XCore	[tests] Cleanup initialization of test suffixes.	2013-08-16 00:37:11 +00:00