mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 04:30:12 +00:00
c4fea3594f
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@201367 91177308-0d34-0410-b5e6-96231b3b80d8
96 lines
3.6 KiB
LLVM
96 lines
3.6 KiB
LLVM
;RUN: llc < %s -march=r600 -mcpu=verde | FileCheck %s
|
|
|
|
; CHECK-LABEL: @v1
|
|
; CHECK: IMAGE_SAMPLE {{v\[[0-9]+:[0-9]+\]}}, 13
|
|
define void @v1(i32 %a1) #0 {
|
|
entry:
|
|
%0 = insertelement <1 x i32> undef, i32 %a1, i32 0
|
|
%1 = call <4 x float> @llvm.SI.sample.v1i32(<1 x i32> %0, <32 x i8> undef, <16 x i8> undef, i32 0)
|
|
%2 = extractelement <4 x float> %1, i32 0
|
|
%3 = extractelement <4 x float> %1, i32 2
|
|
%4 = extractelement <4 x float> %1, i32 3
|
|
call void @llvm.SI.export(i32 15, i32 0, i32 1, i32 12, i32 0, float %2, float %3, float %4, float %4)
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: @v2
|
|
; CHECK: IMAGE_SAMPLE {{v\[[0-9]+:[0-9]+\]}}, 11
|
|
define void @v2(i32 %a1) #0 {
|
|
entry:
|
|
%0 = insertelement <1 x i32> undef, i32 %a1, i32 0
|
|
%1 = call <4 x float> @llvm.SI.sample.v1i32(<1 x i32> %0, <32 x i8> undef, <16 x i8> undef, i32 0)
|
|
%2 = extractelement <4 x float> %1, i32 0
|
|
%3 = extractelement <4 x float> %1, i32 1
|
|
%4 = extractelement <4 x float> %1, i32 3
|
|
call void @llvm.SI.export(i32 15, i32 0, i32 1, i32 12, i32 0, float %2, float %3, float %4, float %4)
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: @v3
|
|
; CHECK: IMAGE_SAMPLE {{v\[[0-9]+:[0-9]+\]}}, 14
|
|
define void @v3(i32 %a1) #0 {
|
|
entry:
|
|
%0 = insertelement <1 x i32> undef, i32 %a1, i32 0
|
|
%1 = call <4 x float> @llvm.SI.sample.v1i32(<1 x i32> %0, <32 x i8> undef, <16 x i8> undef, i32 0)
|
|
%2 = extractelement <4 x float> %1, i32 1
|
|
%3 = extractelement <4 x float> %1, i32 2
|
|
%4 = extractelement <4 x float> %1, i32 3
|
|
call void @llvm.SI.export(i32 15, i32 0, i32 1, i32 12, i32 0, float %2, float %3, float %4, float %4)
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: @v4
|
|
; CHECK: IMAGE_SAMPLE {{v\[[0-9]+:[0-9]+\]}}, 7
|
|
define void @v4(i32 %a1) #0 {
|
|
entry:
|
|
%0 = insertelement <1 x i32> undef, i32 %a1, i32 0
|
|
%1 = call <4 x float> @llvm.SI.sample.v1i32(<1 x i32> %0, <32 x i8> undef, <16 x i8> undef, i32 0)
|
|
%2 = extractelement <4 x float> %1, i32 0
|
|
%3 = extractelement <4 x float> %1, i32 1
|
|
%4 = extractelement <4 x float> %1, i32 2
|
|
call void @llvm.SI.export(i32 15, i32 0, i32 1, i32 12, i32 0, float %2, float %3, float %4, float %4)
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: @v5
|
|
; CHECK: IMAGE_SAMPLE {{v\[[0-9]+:[0-9]+\]}}, 10
|
|
define void @v5(i32 %a1) #0 {
|
|
entry:
|
|
%0 = insertelement <1 x i32> undef, i32 %a1, i32 0
|
|
%1 = call <4 x float> @llvm.SI.sample.v1i32(<1 x i32> %0, <32 x i8> undef, <16 x i8> undef, i32 0)
|
|
%2 = extractelement <4 x float> %1, i32 1
|
|
%3 = extractelement <4 x float> %1, i32 3
|
|
call void @llvm.SI.export(i32 15, i32 0, i32 1, i32 12, i32 0, float %2, float %3, float %3, float %3)
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: @v6
|
|
; CHECK: IMAGE_SAMPLE {{v\[[0-9]+:[0-9]+\]}}, 6
|
|
define void @v6(i32 %a1) #0 {
|
|
entry:
|
|
%0 = insertelement <1 x i32> undef, i32 %a1, i32 0
|
|
%1 = call <4 x float> @llvm.SI.sample.v1i32(<1 x i32> %0, <32 x i8> undef, <16 x i8> undef, i32 0)
|
|
%2 = extractelement <4 x float> %1, i32 1
|
|
%3 = extractelement <4 x float> %1, i32 2
|
|
call void @llvm.SI.export(i32 15, i32 0, i32 1, i32 12, i32 0, float %2, float %3, float %3, float %3)
|
|
ret void
|
|
}
|
|
|
|
; CHECK-LABEL: @v7
|
|
; CHECK: IMAGE_SAMPLE {{v\[[0-9]+:[0-9]+\]}}, 9
|
|
define void @v7(i32 %a1) #0 {
|
|
entry:
|
|
%0 = insertelement <1 x i32> undef, i32 %a1, i32 0
|
|
%1 = call <4 x float> @llvm.SI.sample.v1i32(<1 x i32> %0, <32 x i8> undef, <16 x i8> undef, i32 0)
|
|
%2 = extractelement <4 x float> %1, i32 0
|
|
%3 = extractelement <4 x float> %1, i32 3
|
|
call void @llvm.SI.export(i32 15, i32 0, i32 1, i32 12, i32 0, float %2, float %3, float %3, float %3)
|
|
ret void
|
|
}
|
|
|
|
declare <4 x float> @llvm.SI.sample.v1i32(<1 x i32>, <32 x i8>, <16 x i8>, i32) readnone
|
|
|
|
declare void @llvm.SI.export(i32, i32, i32, i32, i32, float, float, float, float)
|
|
|
|
attributes #0 = { "ShaderType"="0" }
|