mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-21 18:29:45 +00:00
6a7770b7ae
This changes the SelectionDAG scheduling preference to source order. Soon, the SelectionDAG scheduler can be bypassed saving a nice chunk of compile time. Performance differences that result from this change are often a consequence of register coalescing. The register coalescer is far from perfect. Bugs can be filed for deficiencies. On x86 SandyBridge/Haswell, the source order schedule is often preserved, particularly for small blocks. Register pressure is generally improved over the SD scheduler's ILP mode. However, we are still able to handle large blocks that require latency hiding, unlike the SD scheduler's BURR mode. MI scheduler also attempts to discover the critical path in single-block loops and adjust heuristics accordingly. The MI scheduler relies on the new machine model. This is currently unimplemented for AVX, so we may not be generating the best code yet. Unit tests are updated so they don't depend on SD scheduling heuristics. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@192750 91177308-0d34-0410-b5e6-96231b3b80d8
182 lines
3.7 KiB
LLVM
182 lines
3.7 KiB
LLVM
; RUN: llc -mtriple=i386-unknown-unknown -mcpu=core-avx2 < %s | FileCheck --check-prefix=BMI2 %s
|
|
; RUN: llc -mtriple=x86_64-unknown-unknown -mcpu=core-avx2 < %s | FileCheck --check-prefix=BMI264 %s
|
|
|
|
define i32 @shl32(i32 %x, i32 %shamt) nounwind uwtable readnone {
|
|
entry:
|
|
%shl = shl i32 %x, %shamt
|
|
; BMI2: shl32
|
|
; BMI2: shlxl
|
|
; BMI2: ret
|
|
; BMI264: shl32
|
|
; BMI264: shlxl
|
|
; BMI264: ret
|
|
ret i32 %shl
|
|
}
|
|
|
|
define i32 @shl32i(i32 %x) nounwind uwtable readnone {
|
|
entry:
|
|
%shl = shl i32 %x, 5
|
|
; BMI2: shl32i
|
|
; BMI2-NOT: shlxl
|
|
; BMI2: ret
|
|
; BMI264: shl32i
|
|
; BMI264-NOT: shlxl
|
|
; BMI264: ret
|
|
ret i32 %shl
|
|
}
|
|
|
|
define i32 @shl32p(i32* %p, i32 %shamt) nounwind uwtable readnone {
|
|
entry:
|
|
%x = load i32* %p
|
|
%shl = shl i32 %x, %shamt
|
|
; BMI2: shl32p
|
|
; Source order scheduling prevents folding, rdar:14208996.
|
|
; BMI2: shlxl %{{.+}}, %{{.+}}, %{{.+}}
|
|
; BMI2: ret
|
|
; BMI264: shl32p
|
|
; BMI264: shlxl %{{.+}}, %{{.+}}, %{{.+}}
|
|
; BMI264: ret
|
|
ret i32 %shl
|
|
}
|
|
|
|
define i32 @shl32pi(i32* %p) nounwind uwtable readnone {
|
|
entry:
|
|
%x = load i32* %p
|
|
%shl = shl i32 %x, 5
|
|
; BMI2: shl32pi
|
|
; BMI2-NOT: shlxl
|
|
; BMI2: ret
|
|
; BMI264: shl32pi
|
|
; BMI264-NOT: shlxl
|
|
; BMI264: ret
|
|
ret i32 %shl
|
|
}
|
|
|
|
define i64 @shl64(i64 %x, i64 %shamt) nounwind uwtable readnone {
|
|
entry:
|
|
%shl = shl i64 %x, %shamt
|
|
; BMI264: shl64
|
|
; BMI264: shlxq
|
|
; BMI264: ret
|
|
ret i64 %shl
|
|
}
|
|
|
|
define i64 @shl64i(i64 %x) nounwind uwtable readnone {
|
|
entry:
|
|
%shl = shl i64 %x, 7
|
|
; BMI264: shl64i
|
|
; BMI264-NOT: shlxq
|
|
; BMI264: ret
|
|
ret i64 %shl
|
|
}
|
|
|
|
define i64 @shl64p(i64* %p, i64 %shamt) nounwind uwtable readnone {
|
|
entry:
|
|
%x = load i64* %p
|
|
%shl = shl i64 %x, %shamt
|
|
; BMI264: shl64p
|
|
; BMI264: shlxq %{{.+}}, %{{.+}}, %{{.+}}
|
|
; BMI264: ret
|
|
ret i64 %shl
|
|
}
|
|
|
|
define i64 @shl64pi(i64* %p) nounwind uwtable readnone {
|
|
entry:
|
|
%x = load i64* %p
|
|
%shl = shl i64 %x, 7
|
|
; BMI264: shl64pi
|
|
; BMI264-NOT: shlxq
|
|
; BMI264: ret
|
|
ret i64 %shl
|
|
}
|
|
|
|
define i32 @lshr32(i32 %x, i32 %shamt) nounwind uwtable readnone {
|
|
entry:
|
|
%shl = lshr i32 %x, %shamt
|
|
; BMI2: lshr32
|
|
; BMI2: shrxl
|
|
; BMI2: ret
|
|
; BMI264: lshr32
|
|
; BMI264: shrxl
|
|
; BMI264: ret
|
|
ret i32 %shl
|
|
}
|
|
|
|
define i32 @lshr32p(i32* %p, i32 %shamt) nounwind uwtable readnone {
|
|
entry:
|
|
%x = load i32* %p
|
|
%shl = lshr i32 %x, %shamt
|
|
; BMI2: lshr32p
|
|
; Source order scheduling prevents folding, rdar:14208996.
|
|
; BMI2: shrxl %{{.+}}, %{{.+}}, %{{.+}}
|
|
; BMI2: ret
|
|
; BMI264: lshr32p
|
|
; BMI264: shrxl %{{.+}}, %{{.+}}, %{{.+}}
|
|
; BMI264: ret
|
|
ret i32 %shl
|
|
}
|
|
|
|
define i64 @lshr64(i64 %x, i64 %shamt) nounwind uwtable readnone {
|
|
entry:
|
|
%shl = lshr i64 %x, %shamt
|
|
; BMI264: lshr64
|
|
; BMI264: shrxq
|
|
; BMI264: ret
|
|
ret i64 %shl
|
|
}
|
|
|
|
define i64 @lshr64p(i64* %p, i64 %shamt) nounwind uwtable readnone {
|
|
entry:
|
|
%x = load i64* %p
|
|
%shl = lshr i64 %x, %shamt
|
|
; BMI264: lshr64p
|
|
; BMI264: shrxq %{{.+}}, %{{.+}}, %{{.+}}
|
|
; BMI264: ret
|
|
ret i64 %shl
|
|
}
|
|
|
|
define i32 @ashr32(i32 %x, i32 %shamt) nounwind uwtable readnone {
|
|
entry:
|
|
%shl = ashr i32 %x, %shamt
|
|
; BMI2: ashr32
|
|
; BMI2: sarxl
|
|
; BMI2: ret
|
|
; BMI264: ashr32
|
|
; BMI264: sarxl
|
|
; BMI264: ret
|
|
ret i32 %shl
|
|
}
|
|
|
|
define i32 @ashr32p(i32* %p, i32 %shamt) nounwind uwtable readnone {
|
|
entry:
|
|
%x = load i32* %p
|
|
%shl = ashr i32 %x, %shamt
|
|
; BMI2: ashr32p
|
|
; Source order scheduling prevents folding, rdar:14208996.
|
|
; BMI2: sarxl %{{.+}}, %{{.+}}, %{{.+}}
|
|
; BMI2: ret
|
|
; BMI264: ashr32p
|
|
; BMI264: sarxl %{{.+}}, %{{.+}}, %{{.+}}
|
|
; BMI264: ret
|
|
ret i32 %shl
|
|
}
|
|
|
|
define i64 @ashr64(i64 %x, i64 %shamt) nounwind uwtable readnone {
|
|
entry:
|
|
%shl = ashr i64 %x, %shamt
|
|
; BMI264: ashr64
|
|
; BMI264: sarxq
|
|
; BMI264: ret
|
|
ret i64 %shl
|
|
}
|
|
|
|
define i64 @ashr64p(i64* %p, i64 %shamt) nounwind uwtable readnone {
|
|
entry:
|
|
%x = load i64* %p
|
|
%shl = ashr i64 %x, %shamt
|
|
; BMI264: ashr64p
|
|
; BMI264: sarxq %{{.+}}, %{{.+}}, %{{.+}}
|
|
; BMI264: ret
|
|
ret i64 %shl
|
|
}
|