mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 20:29:48 +00:00
39b09ae788
Reapply r226071 with fixes. Two fixes:
1. We need to manually remove the old and create the new 'deaf defs'
associated with physical register definitions when we move the definition of
the physical register from the copy point to the point of the original vreg def.
This problem was picked up by the machinstr verifier, and could trigger a
verification failure on test/CodeGen/X86/2009-02-12-DebugInfoVLA.ll, so I've
turned on the verifier in the tests.
2. When moving the def point of the phys reg up, we need to make sure that it
is neither defined nor read in between the two instructions. We don't, however,
extend the live ranges of phys reg defs to cover uses, so just checking for
live-range overlap between the pair interval and the phys reg aliases won't
pick up reads. As a result, we manually iterate over the range and check for
reads.
A test soon to be committed to the PowerPC backend will test this change.
Original commit message:
[RegisterCoalescer] Remove copies to reserved registers
This allows the RegisterCoalescer to join "non-flipped" range pairs with a
physical destination register -- which allows the RegisterCoalescer to remove
copies like this:
<vreg> = something (maybe a load, for example)
... (things that don't use PHYSREG)
PHYSREG = COPY <vreg>
(with all of the restrictions normally applied by the RegisterCoalescer: having
compatible register classes, etc. )
Previously, the RegisterCoalescer handled only the opposite case (copying
*from* a physical register). I don't handle the problem fully here, but try to
get the common case where there is only one use of <vreg> (the COPY).
An upcoming commit to the PowerPC backend will make this pattern much more
common on PPC64/ELF systems.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@226200 91177308-0d34-0410-b5e6-96231b3b80d8
98 lines
5.1 KiB
LLVM
98 lines
5.1 KiB
LLVM
; RUN: llc < %s
|
|
; RUN: llc < %s -march=x86-64 -verify-machineinstrs | FileCheck %s
|
|
; PR3538
|
|
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f80:128:128"
|
|
target triple = "i386-apple-darwin9"
|
|
define signext i8 @foo(i8* %s1) nounwind ssp {
|
|
|
|
; Make sure we generate:
|
|
; movq -40(%rbp), %rsp
|
|
; Instead of:
|
|
; movq -40(%rbp), %rax
|
|
; movq %rax, %rsp
|
|
|
|
; CHECK-LABEL: @foo
|
|
; CHECK: movq -40(%rbp), %rsp
|
|
|
|
entry:
|
|
%s1_addr = alloca i8* ; <i8**> [#uses=2]
|
|
%retval = alloca i32 ; <i32*> [#uses=2]
|
|
%saved_stack.1 = alloca i8* ; <i8**> [#uses=2]
|
|
%0 = alloca i32 ; <i32*> [#uses=2]
|
|
%str.0 = alloca [0 x i8]* ; <[0 x i8]**> [#uses=3]
|
|
%1 = alloca i64 ; <i64*> [#uses=2]
|
|
%2 = alloca i64 ; <i64*> [#uses=1]
|
|
%3 = alloca i64 ; <i64*> [#uses=6]
|
|
%"alloca point" = bitcast i32 0 to i32 ; <i32> [#uses=0]
|
|
call void @llvm.dbg.declare(metadata i8** %s1_addr, metadata !0, metadata !{!"0x102"}), !dbg !7
|
|
store i8* %s1, i8** %s1_addr
|
|
call void @llvm.dbg.declare(metadata [0 x i8]** %str.0, metadata !8, metadata !{!"0x102"}), !dbg !7
|
|
%4 = call i8* @llvm.stacksave(), !dbg !7 ; <i8*> [#uses=1]
|
|
store i8* %4, i8** %saved_stack.1, align 8, !dbg !7
|
|
%5 = load i8** %s1_addr, align 8, !dbg !13 ; <i8*> [#uses=1]
|
|
%6 = call i64 @strlen(i8* %5) nounwind readonly, !dbg !13 ; <i64> [#uses=1]
|
|
%7 = add i64 %6, 1, !dbg !13 ; <i64> [#uses=1]
|
|
store i64 %7, i64* %3, align 8, !dbg !13
|
|
%8 = load i64* %3, align 8, !dbg !13 ; <i64> [#uses=1]
|
|
%9 = sub nsw i64 %8, 1, !dbg !13 ; <i64> [#uses=0]
|
|
%10 = load i64* %3, align 8, !dbg !13 ; <i64> [#uses=1]
|
|
%11 = mul i64 %10, 8, !dbg !13 ; <i64> [#uses=0]
|
|
%12 = load i64* %3, align 8, !dbg !13 ; <i64> [#uses=1]
|
|
store i64 %12, i64* %2, align 8, !dbg !13
|
|
%13 = load i64* %3, align 8, !dbg !13 ; <i64> [#uses=1]
|
|
%14 = mul i64 %13, 8, !dbg !13 ; <i64> [#uses=0]
|
|
%15 = load i64* %3, align 8, !dbg !13 ; <i64> [#uses=1]
|
|
store i64 %15, i64* %1, align 8, !dbg !13
|
|
%16 = load i64* %1, align 8, !dbg !13 ; <i64> [#uses=1]
|
|
%17 = trunc i64 %16 to i32, !dbg !13 ; <i32> [#uses=1]
|
|
%18 = alloca i8, i32 %17, !dbg !13 ; <i8*> [#uses=1]
|
|
%19 = bitcast i8* %18 to [0 x i8]*, !dbg !13 ; <[0 x i8]*> [#uses=1]
|
|
store [0 x i8]* %19, [0 x i8]** %str.0, align 8, !dbg !13
|
|
%20 = load [0 x i8]** %str.0, align 8, !dbg !15 ; <[0 x i8]*> [#uses=1]
|
|
%21 = getelementptr inbounds [0 x i8]* %20, i64 0, i64 0, !dbg !15 ; <i8*> [#uses=1]
|
|
store i8 0, i8* %21, align 1, !dbg !15
|
|
%22 = load [0 x i8]** %str.0, align 8, !dbg !16 ; <[0 x i8]*> [#uses=1]
|
|
%23 = getelementptr inbounds [0 x i8]* %22, i64 0, i64 0, !dbg !16 ; <i8*> [#uses=1]
|
|
%24 = load i8* %23, align 1, !dbg !16 ; <i8> [#uses=1]
|
|
%25 = sext i8 %24 to i32, !dbg !16 ; <i32> [#uses=1]
|
|
store i32 %25, i32* %0, align 4, !dbg !16
|
|
%26 = load i8** %saved_stack.1, align 8, !dbg !16 ; <i8*> [#uses=1]
|
|
call void @llvm.stackrestore(i8* %26), !dbg !16
|
|
%27 = load i32* %0, align 4, !dbg !16 ; <i32> [#uses=1]
|
|
store i32 %27, i32* %retval, align 4, !dbg !16
|
|
br label %return, !dbg !16
|
|
|
|
return: ; preds = %entry
|
|
%retval1 = load i32* %retval, !dbg !16 ; <i32> [#uses=1]
|
|
%retval12 = trunc i32 %retval1 to i8, !dbg !16 ; <i8> [#uses=1]
|
|
ret i8 %retval12, !dbg !16
|
|
}
|
|
|
|
declare void @llvm.dbg.declare(metadata, metadata, metadata) nounwind readnone
|
|
|
|
declare i8* @llvm.stacksave() nounwind
|
|
|
|
declare i64 @strlen(i8*) nounwind readonly
|
|
|
|
declare void @llvm.stackrestore(i8*) nounwind
|
|
|
|
!0 = !{!"0x101\00s1\002\000", !1, !2, !6} ; [ DW_TAG_arg_variable ]
|
|
!1 = !{!"0x2e\00foo\00foo\00foo\002\000\001\000\006\000\000\000", i32 0, !2, !3, null, null, null, null, null} ; [ DW_TAG_subprogram ]
|
|
!2 = !{!"0x11\001\004.2.1 (Based on Apple Inc. build 5658) (LLVM build)\001\00\000\00\000", !17, !18, !18, null, null, null} ; [ DW_TAG_compile_unit ]
|
|
!3 = !{!"0x15\00\000\000\000\000\000\000", null, !2, null, !4, null, null, null} ; [ DW_TAG_subroutine_type ] [line 0, size 0, align 0, offset 0] [from ]
|
|
!4 = !{!5, !6}
|
|
!5 = !{!"0x24\00char\000\008\008\000\000\006", null, !2} ; [ DW_TAG_base_type ]
|
|
!6 = !{!"0xf\00\000\0064\0064\000\000", null, !2, !5} ; [ DW_TAG_pointer_type ]
|
|
!7 = !MDLocation(line: 2, scope: !1)
|
|
!8 = !{!"0x100\00str.0\003\000", !1, !2, !9} ; [ DW_TAG_auto_variable ]
|
|
!9 = !{!"0xf\00\000\0064\0064\000\0064", null, !2, !10} ; [ DW_TAG_pointer_type ]
|
|
!10 = !{!"0x1\00\000\008\008\000\000", null, !2, !5, !11, i32 0, null, null, null} ; [ DW_TAG_array_type ] [line 0, size 8, align 8, offset 0] [from char]
|
|
!11 = !{!12}
|
|
!12 = !{!"0x21\000\001"} ; [ DW_TAG_subrange_type ]
|
|
!13 = !MDLocation(line: 3, scope: !14)
|
|
!14 = !{!"0xb\000\000\000", !17, !1} ; [ DW_TAG_lexical_block ]
|
|
!15 = !MDLocation(line: 4, scope: !14)
|
|
!16 = !MDLocation(line: 5, scope: !14)
|
|
!17 = !{!"vla.c", !"/tmp/"}
|
|
!18 = !{i32 0}
|