mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-28 22:29:56 +00:00
fe80185273
This currently necessitates a TargetMachine for the TargetLowering constructor and TLOF. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@210605 91177308-0d34-0410-b5e6-96231b3b80d8
92 lines
3.0 KiB
C++
92 lines
3.0 KiB
C++
//==-- AArch64TargetMachine.h - Define TargetMachine for AArch64 -*- C++ -*-==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file declares the AArch64 specific subclass of TargetMachine.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef AArch64TARGETMACHINE_H
|
|
#define AArch64TARGETMACHINE_H
|
|
|
|
#include "AArch64InstrInfo.h"
|
|
#include "AArch64ISelLowering.h"
|
|
#include "AArch64Subtarget.h"
|
|
#include "AArch64FrameLowering.h"
|
|
#include "AArch64SelectionDAGInfo.h"
|
|
#include "llvm/IR/DataLayout.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
#include "llvm/MC/MCStreamer.h"
|
|
|
|
namespace llvm {
|
|
|
|
class AArch64TargetMachine : public LLVMTargetMachine {
|
|
protected:
|
|
AArch64Subtarget Subtarget;
|
|
|
|
public:
|
|
AArch64TargetMachine(const Target &T, StringRef TT, StringRef CPU,
|
|
StringRef FS, const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL, bool IsLittleEndian);
|
|
|
|
const AArch64Subtarget *getSubtargetImpl() const override {
|
|
return &Subtarget;
|
|
}
|
|
const AArch64TargetLowering *getTargetLowering() const override {
|
|
return getSubtargetImpl()->getTargetLowering();
|
|
}
|
|
const DataLayout *getDataLayout() const override {
|
|
return getSubtargetImpl()->getDataLayout();
|
|
}
|
|
const AArch64FrameLowering *getFrameLowering() const override {
|
|
return getSubtargetImpl()->getFrameLowering();
|
|
}
|
|
const AArch64InstrInfo *getInstrInfo() const override {
|
|
return getSubtargetImpl()->getInstrInfo();
|
|
}
|
|
const AArch64RegisterInfo *getRegisterInfo() const override {
|
|
return &getInstrInfo()->getRegisterInfo();
|
|
}
|
|
const AArch64SelectionDAGInfo *getSelectionDAGInfo() const override {
|
|
return getSubtargetImpl()->getSelectionDAGInfo();
|
|
}
|
|
|
|
// Pass Pipeline Configuration
|
|
TargetPassConfig *createPassConfig(PassManagerBase &PM) override;
|
|
|
|
/// \brief Register AArch64 analysis passes with a pass manager.
|
|
void addAnalysisPasses(PassManagerBase &PM) override;
|
|
};
|
|
|
|
// AArch64leTargetMachine - AArch64 little endian target machine.
|
|
//
|
|
class AArch64leTargetMachine : public AArch64TargetMachine {
|
|
virtual void anchor();
|
|
public:
|
|
AArch64leTargetMachine(const Target &T, StringRef TT, StringRef CPU,
|
|
StringRef FS, const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL);
|
|
};
|
|
|
|
// AArch64beTargetMachine - AArch64 big endian target machine.
|
|
//
|
|
class AArch64beTargetMachine : public AArch64TargetMachine {
|
|
virtual void anchor();
|
|
public:
|
|
AArch64beTargetMachine(const Target &T, StringRef TT, StringRef CPU,
|
|
StringRef FS, const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL);
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif
|