mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-10 06:54:54 +00:00
aa0cfea9a4
We don't have enough GR64_TC registers when calling a varargs function with 6 arguments. Since %al holds the number of vector registers used, only %r11 is available as a scratch register. This means that addressing modes using both base and index registers can't be folded into TCRETURNmi64. <rdar://problem/12282281> git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@163761 91177308-0d34-0410-b5e6-96231b3b80d8
131 lines
3.5 KiB
LLVM
131 lines
3.5 KiB
LLVM
; RUN: llc < %s -verify-machineinstrs | FileCheck %s
|
|
target datalayout = "e-p:64:64:64-S128-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f16:16:16-f32:32:32-f64:64:64-f128:128:128-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64"
|
|
target triple = "x86_64-apple-darwin11.4.0"
|
|
|
|
declare i64 @testi()
|
|
|
|
define i64 @test_trivial() {
|
|
%A = tail call i64 @testi()
|
|
ret i64 %A
|
|
}
|
|
; CHECK: test_trivial:
|
|
; CHECK: jmp _testi ## TAILCALL
|
|
|
|
|
|
define i64 @test_noop_bitcast() {
|
|
%A = tail call i64 @testi()
|
|
%B = bitcast i64 %A to i64
|
|
ret i64 %B
|
|
}
|
|
; CHECK: test_noop_bitcast:
|
|
; CHECK: jmp _testi ## TAILCALL
|
|
|
|
|
|
; Tail call shouldn't be blocked by no-op inttoptr.
|
|
define i8* @test_inttoptr() {
|
|
%A = tail call i64 @testi()
|
|
%B = inttoptr i64 %A to i8*
|
|
ret i8* %B
|
|
}
|
|
|
|
; CHECK: test_inttoptr:
|
|
; CHECK: jmp _testi ## TAILCALL
|
|
|
|
|
|
declare <4 x float> @testv()
|
|
|
|
define <4 x i32> @test_vectorbitcast() {
|
|
%A = tail call <4 x float> @testv()
|
|
%B = bitcast <4 x float> %A to <4 x i32>
|
|
ret <4 x i32> %B
|
|
}
|
|
; CHECK: test_vectorbitcast:
|
|
; CHECK: jmp _testv ## TAILCALL
|
|
|
|
|
|
declare { i64, i64 } @testp()
|
|
|
|
define {i64, i64} @test_pair_trivial() {
|
|
%A = tail call { i64, i64} @testp()
|
|
ret { i64, i64} %A
|
|
}
|
|
; CHECK: test_pair_trivial:
|
|
; CHECK: jmp _testp ## TAILCALL
|
|
|
|
|
|
|
|
define {i64, i64} @test_pair_trivial_extract() {
|
|
%A = tail call { i64, i64} @testp()
|
|
%x = extractvalue { i64, i64} %A, 0
|
|
%y = extractvalue { i64, i64} %A, 1
|
|
|
|
%b = insertvalue {i64, i64} undef, i64 %x, 0
|
|
%c = insertvalue {i64, i64} %b, i64 %y, 1
|
|
|
|
ret { i64, i64} %c
|
|
}
|
|
|
|
; CHECK: test_pair_trivial_extract:
|
|
; CHECK: jmp _testp ## TAILCALL
|
|
|
|
define {i8*, i64} @test_pair_conv_extract() {
|
|
%A = tail call { i64, i64} @testp()
|
|
%x = extractvalue { i64, i64} %A, 0
|
|
%y = extractvalue { i64, i64} %A, 1
|
|
|
|
%x1 = inttoptr i64 %x to i8*
|
|
|
|
%b = insertvalue {i8*, i64} undef, i8* %x1, 0
|
|
%c = insertvalue {i8*, i64} %b, i64 %y, 1
|
|
|
|
ret { i8*, i64} %c
|
|
}
|
|
|
|
; CHECK: test_pair_conv_extract:
|
|
; CHECK: jmp _testp ## TAILCALL
|
|
|
|
|
|
|
|
; PR13006
|
|
define { i64, i64 } @crash(i8* %this) {
|
|
%c = tail call { i64, i64 } @testp()
|
|
%mrv7 = insertvalue { i64, i64 } %c, i64 undef, 1
|
|
ret { i64, i64 } %mrv7
|
|
}
|
|
|
|
; <rdar://problem/12282281> Fold an indexed load into the tail call instruction.
|
|
; Calling a varargs function with 6 arguments requires 7 registers (%al is the
|
|
; vector count for varargs functions). This leaves %r11 as the only available
|
|
; scratch register.
|
|
;
|
|
; It is not possible to fold an indexed load into TCRETURNmi64 in that case.
|
|
;
|
|
; typedef int (*funcptr)(void*, ...);
|
|
; extern const funcptr funcs[];
|
|
; int f(int n) {
|
|
; return funcs[n](0, 0, 0, 0, 0, 0);
|
|
; }
|
|
;
|
|
; CHECK: rdar12282281
|
|
; CHECK: jmpq *%r11 # TAILCALL
|
|
@funcs = external constant [0 x i32 (i8*, ...)*]
|
|
|
|
define i32 @rdar12282281(i32 %n) nounwind uwtable ssp {
|
|
entry:
|
|
%idxprom = sext i32 %n to i64
|
|
%arrayidx = getelementptr inbounds [0 x i32 (i8*, ...)*]* @funcs, i64 0, i64 %idxprom
|
|
%0 = load i32 (i8*, ...)** %arrayidx, align 8
|
|
%call = tail call i32 (i8*, ...)* %0(i8* null, i32 0, i32 0, i32 0, i32 0, i32 0) nounwind
|
|
ret i32 %call
|
|
}
|
|
|
|
; Same thing, using a fixed offset. The load should foid.
|
|
; CHECK: rdar12282281fixed
|
|
; CHECK: jmpq *8(%r11) # TAILCALL
|
|
define i32 @rdar12282281fixed() nounwind uwtable ssp {
|
|
entry:
|
|
%0 = load i32 (i8*, ...)** getelementptr inbounds ([0 x i32 (i8*, ...)*]* @funcs, i64 0, i64 1), align 8
|
|
%call.i = tail call i32 (i8*, ...)* %0(i8* null, i32 0, i32 0, i32 0, i32 0, i32 0) nounwind
|
|
ret i32 %call.i
|
|
}
|