mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-10-03 08:55:51 +00:00
1f996fa36b
This is equivalent to the AMDGPUTargetMachine now, but it is the starting point for separating R600 and GCN functionality into separate targets. It is recommened that users start using the gcn triple for GCN-based GPUs, because using the r600 triple for these GPUs will be deprecated in the future. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@225277 91177308-0d34-0410-b5e6-96231b3b80d8
190 lines
6.5 KiB
LLVM
190 lines
6.5 KiB
LLVM
; RUN: llc -march=amdgcn -mcpu=SI < %s | FileCheck -check-prefix=SI -check-prefix=FUNC %s
|
|
|
|
declare float @llvm.minnum.f32(float, float) #0
|
|
declare <2 x float> @llvm.minnum.v2f32(<2 x float>, <2 x float>) #0
|
|
declare <4 x float> @llvm.minnum.v4f32(<4 x float>, <4 x float>) #0
|
|
declare <8 x float> @llvm.minnum.v8f32(<8 x float>, <8 x float>) #0
|
|
declare <16 x float> @llvm.minnum.v16f32(<16 x float>, <16 x float>) #0
|
|
|
|
; FUNC-LABEL: @test_fmin_f32
|
|
; SI: v_min_f32_e32
|
|
define void @test_fmin_f32(float addrspace(1)* %out, float %a, float %b) nounwind {
|
|
%val = call float @llvm.minnum.f32(float %a, float %b) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @test_fmin_v2f32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
define void @test_fmin_v2f32(<2 x float> addrspace(1)* %out, <2 x float> %a, <2 x float> %b) nounwind {
|
|
%val = call <2 x float> @llvm.minnum.v2f32(<2 x float> %a, <2 x float> %b) #0
|
|
store <2 x float> %val, <2 x float> addrspace(1)* %out, align 8
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @test_fmin_v4f32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
define void @test_fmin_v4f32(<4 x float> addrspace(1)* %out, <4 x float> %a, <4 x float> %b) nounwind {
|
|
%val = call <4 x float> @llvm.minnum.v4f32(<4 x float> %a, <4 x float> %b) #0
|
|
store <4 x float> %val, <4 x float> addrspace(1)* %out, align 16
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @test_fmin_v8f32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
define void @test_fmin_v8f32(<8 x float> addrspace(1)* %out, <8 x float> %a, <8 x float> %b) nounwind {
|
|
%val = call <8 x float> @llvm.minnum.v8f32(<8 x float> %a, <8 x float> %b) #0
|
|
store <8 x float> %val, <8 x float> addrspace(1)* %out, align 32
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @test_fmin_v16f32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
define void @test_fmin_v16f32(<16 x float> addrspace(1)* %out, <16 x float> %a, <16 x float> %b) nounwind {
|
|
%val = call <16 x float> @llvm.minnum.v16f32(<16 x float> %a, <16 x float> %b) #0
|
|
store <16 x float> %val, <16 x float> addrspace(1)* %out, align 64
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @constant_fold_fmin_f32
|
|
; SI-NOT: v_min_f32_e32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 1.0
|
|
; SI: buffer_store_dword [[REG]]
|
|
define void @constant_fold_fmin_f32(float addrspace(1)* %out) nounwind {
|
|
%val = call float @llvm.minnum.f32(float 1.0, float 2.0) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @constant_fold_fmin_f32_nan_nan
|
|
; SI-NOT: v_min_f32_e32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 0x7fc00000
|
|
; SI: buffer_store_dword [[REG]]
|
|
define void @constant_fold_fmin_f32_nan_nan(float addrspace(1)* %out) nounwind {
|
|
%val = call float @llvm.minnum.f32(float 0x7FF8000000000000, float 0x7FF8000000000000) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @constant_fold_fmin_f32_val_nan
|
|
; SI-NOT: v_min_f32_e32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 1.0
|
|
; SI: buffer_store_dword [[REG]]
|
|
define void @constant_fold_fmin_f32_val_nan(float addrspace(1)* %out) nounwind {
|
|
%val = call float @llvm.minnum.f32(float 1.0, float 0x7FF8000000000000) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @constant_fold_fmin_f32_nan_val
|
|
; SI-NOT: v_min_f32_e32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 1.0
|
|
; SI: buffer_store_dword [[REG]]
|
|
define void @constant_fold_fmin_f32_nan_val(float addrspace(1)* %out) nounwind {
|
|
%val = call float @llvm.minnum.f32(float 0x7FF8000000000000, float 1.0) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @constant_fold_fmin_f32_p0_p0
|
|
; SI-NOT: v_min_f32_e32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 0
|
|
; SI: buffer_store_dword [[REG]]
|
|
define void @constant_fold_fmin_f32_p0_p0(float addrspace(1)* %out) nounwind {
|
|
%val = call float @llvm.minnum.f32(float 0.0, float 0.0) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @constant_fold_fmin_f32_p0_n0
|
|
; SI-NOT: v_min_f32_e32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 0
|
|
; SI: buffer_store_dword [[REG]]
|
|
define void @constant_fold_fmin_f32_p0_n0(float addrspace(1)* %out) nounwind {
|
|
%val = call float @llvm.minnum.f32(float 0.0, float -0.0) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @constant_fold_fmin_f32_n0_p0
|
|
; SI-NOT: v_min_f32_e32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 0x80000000
|
|
; SI: buffer_store_dword [[REG]]
|
|
define void @constant_fold_fmin_f32_n0_p0(float addrspace(1)* %out) nounwind {
|
|
%val = call float @llvm.minnum.f32(float -0.0, float 0.0) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @constant_fold_fmin_f32_n0_n0
|
|
; SI-NOT: v_min_f32_e32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 0x80000000
|
|
; SI: buffer_store_dword [[REG]]
|
|
define void @constant_fold_fmin_f32_n0_n0(float addrspace(1)* %out) nounwind {
|
|
%val = call float @llvm.minnum.f32(float -0.0, float -0.0) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @fmin_var_immediate_f32
|
|
; SI: v_min_f32_e64 {{v[0-9]+}}, 2.0, {{s[0-9]+}}
|
|
define void @fmin_var_immediate_f32(float addrspace(1)* %out, float %a) nounwind {
|
|
%val = call float @llvm.minnum.f32(float %a, float 2.0) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @fmin_immediate_var_f32
|
|
; SI: v_min_f32_e64 {{v[0-9]+}}, 2.0, {{s[0-9]+}}
|
|
define void @fmin_immediate_var_f32(float addrspace(1)* %out, float %a) nounwind {
|
|
%val = call float @llvm.minnum.f32(float 2.0, float %a) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @fmin_var_literal_f32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 0x42c60000
|
|
; SI: v_min_f32_e32 {{v[0-9]+}}, {{s[0-9]+}}, [[REG]]
|
|
define void @fmin_var_literal_f32(float addrspace(1)* %out, float %a) nounwind {
|
|
%val = call float @llvm.minnum.f32(float %a, float 99.0) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @fmin_literal_var_f32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 0x42c60000
|
|
; SI: v_min_f32_e32 {{v[0-9]+}}, {{s[0-9]+}}, [[REG]]
|
|
define void @fmin_literal_var_f32(float addrspace(1)* %out, float %a) nounwind {
|
|
%val = call float @llvm.minnum.f32(float 99.0, float %a) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
attributes #0 = { nounwind readnone }
|