mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-17 03:30:28 +00:00
b503b49b51
This adds all CodeGen tests for the SystemZ target. This version of the patch incorporates feedback from a review by Sean Silva. Thanks to all reviewers! Patch by Richard Sandiford. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181204 91177308-0d34-0410-b5e6-96231b3b80d8
130 lines
2.9 KiB
LLVM
130 lines
2.9 KiB
LLVM
; Test 32-bit XORs in which the second operand is variable.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
|
|
|
|
; Check XR.
|
|
define i32 @f1(i32 %a, i32 %b) {
|
|
; CHECK: f1:
|
|
; CHECK: xr %r2, %r3
|
|
; CHECK: br %r14
|
|
%xor = xor i32 %a, %b
|
|
ret i32 %xor
|
|
}
|
|
|
|
; Check the low end of the X range.
|
|
define i32 @f2(i32 %a, i32 *%src) {
|
|
; CHECK: f2:
|
|
; CHECK: x %r2, 0(%r3)
|
|
; CHECK: br %r14
|
|
%b = load i32 *%src
|
|
%xor = xor i32 %a, %b
|
|
ret i32 %xor
|
|
}
|
|
|
|
; Check the high end of the aligned X range.
|
|
define i32 @f3(i32 %a, i32 *%src) {
|
|
; CHECK: f3:
|
|
; CHECK: x %r2, 4092(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i32 *%src, i64 1023
|
|
%b = load i32 *%ptr
|
|
%xor = xor i32 %a, %b
|
|
ret i32 %xor
|
|
}
|
|
|
|
; Check the next word up, which should use XY instead of X.
|
|
define i32 @f4(i32 %a, i32 *%src) {
|
|
; CHECK: f4:
|
|
; CHECK: xy %r2, 4096(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i32 *%src, i64 1024
|
|
%b = load i32 *%ptr
|
|
%xor = xor i32 %a, %b
|
|
ret i32 %xor
|
|
}
|
|
|
|
; Check the high end of the aligned XY range.
|
|
define i32 @f5(i32 %a, i32 *%src) {
|
|
; CHECK: f5:
|
|
; CHECK: xy %r2, 524284(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i32 *%src, i64 131071
|
|
%b = load i32 *%ptr
|
|
%xor = xor i32 %a, %b
|
|
ret i32 %xor
|
|
}
|
|
|
|
; Check the next word up, which needs separate address logic.
|
|
; Other sequences besides this one would be OK.
|
|
define i32 @f6(i32 %a, i32 *%src) {
|
|
; CHECK: f6:
|
|
; CHECK: agfi %r3, 524288
|
|
; CHECK: x %r2, 0(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i32 *%src, i64 131072
|
|
%b = load i32 *%ptr
|
|
%xor = xor i32 %a, %b
|
|
ret i32 %xor
|
|
}
|
|
|
|
; Check the high end of the negative aligned XY range.
|
|
define i32 @f7(i32 %a, i32 *%src) {
|
|
; CHECK: f7:
|
|
; CHECK: xy %r2, -4(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i32 *%src, i64 -1
|
|
%b = load i32 *%ptr
|
|
%xor = xor i32 %a, %b
|
|
ret i32 %xor
|
|
}
|
|
|
|
; Check the low end of the XY range.
|
|
define i32 @f8(i32 %a, i32 *%src) {
|
|
; CHECK: f8:
|
|
; CHECK: xy %r2, -524288(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i32 *%src, i64 -131072
|
|
%b = load i32 *%ptr
|
|
%xor = xor i32 %a, %b
|
|
ret i32 %xor
|
|
}
|
|
|
|
; Check the next word down, which needs separate address logic.
|
|
; Other sequences besides this one would be OK.
|
|
define i32 @f9(i32 %a, i32 *%src) {
|
|
; CHECK: f9:
|
|
; CHECK: agfi %r3, -524292
|
|
; CHECK: x %r2, 0(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i32 *%src, i64 -131073
|
|
%b = load i32 *%ptr
|
|
%xor = xor i32 %a, %b
|
|
ret i32 %xor
|
|
}
|
|
|
|
; Check that X allows an index.
|
|
define i32 @f10(i32 %a, i64 %src, i64 %index) {
|
|
; CHECK: f10:
|
|
; CHECK: x %r2, 4092({{%r4,%r3|%r3,%r4}})
|
|
; CHECK: br %r14
|
|
%add1 = add i64 %src, %index
|
|
%add2 = add i64 %add1, 4092
|
|
%ptr = inttoptr i64 %add2 to i32 *
|
|
%b = load i32 *%ptr
|
|
%xor = xor i32 %a, %b
|
|
ret i32 %xor
|
|
}
|
|
|
|
; Check that XY allows an index.
|
|
define i32 @f11(i32 %a, i64 %src, i64 %index) {
|
|
; CHECK: f11:
|
|
; CHECK: xy %r2, 4096({{%r4,%r3|%r3,%r4}})
|
|
; CHECK: br %r14
|
|
%add1 = add i64 %src, %index
|
|
%add2 = add i64 %add1, 4096
|
|
%ptr = inttoptr i64 %add2 to i32 *
|
|
%b = load i32 *%ptr
|
|
%xor = xor i32 %a, %b
|
|
ret i32 %xor
|
|
}
|