llvm-6502/test/CodeGen/Mips/sint-fp-store_pattern.ll
Akira Hatanaka ae7e7cb3d3 [mips] Improve instruction selection for pattern (store (fp_to_sint $src), $ptr).
Previously, three instructions were needed:

trunc.w.s $f0, $f2
mfc1 $4, $f0
sw $4, 0($2)

Now we need only two:

trunc.w.s $f0, $f2
swc1 $f0, 0($2)


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@182053 91177308-0d34-0410-b5e6-96231b3b80d8
2013-05-16 21:17:15 +00:00

53 lines
1.2 KiB
LLVM

; RUN: llc -march=mipsel < %s | FileCheck %s -check-prefix=32
; RUN: llc -march=mips64el -mcpu=mips64 < %s | FileCheck %s -check-prefix=64
@gint_ = external global i32
@gLL_ = external global i64
; 32: store_int_float_:
; 32: trunc.w.s $f[[R0:[0-9]+]], $f{{[0-9]+}}
; 32: swc1 $f[[R0]],
define void @store_int_float_(float %a) {
entry:
%conv = fptosi float %a to i32
store i32 %conv, i32* @gint_, align 4
ret void
}
; 32: store_int_double_:
; 32: trunc.w.d $f[[R0:[0-9]+]], $f{{[0-9]+}}
; 32: swc1 $f[[R0]],
; 64: store_int_double_:
; 64: trunc.w.d $f[[R0:[0-9]+]], $f{{[0-9]+}}
; 64: swc1 $f[[R0]],
define void @store_int_double_(double %a) {
entry:
%conv = fptosi double %a to i32
store i32 %conv, i32* @gint_, align 4
ret void
}
; 64: store_LL_float_:
; 64: trunc.l.s $f[[R0:[0-9]+]], $f{{[0-9]+}}
; 64: sdc1 $f[[R0]],
define void @store_LL_float_(float %a) {
entry:
%conv = fptosi float %a to i64
store i64 %conv, i64* @gLL_, align 8
ret void
}
; 64: store_LL_double_:
; 64: trunc.l.d $f[[R0:[0-9]+]], $f{{[0-9]+}}
; 64: sdc1 $f[[R0]],
define void @store_LL_double_(double %a) {
entry:
%conv = fptosi double %a to i64
store i64 %conv, i64* @gLL_, align 8
ret void
}