mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-16 11:30:51 +00:00
b503b49b51
This adds all CodeGen tests for the SystemZ target. This version of the patch incorporates feedback from a review by Sean Silva. Thanks to all reviewers! Patch by Richard Sandiford. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181204 91177308-0d34-0410-b5e6-96231b3b80d8
133 lines
3.7 KiB
LLVM
133 lines
3.7 KiB
LLVM
; Test 16-bit atomic ORs.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s -check-prefix=CHECK
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s -check-prefix=CHECK-SHIFT1
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s -check-prefix=CHECK-SHIFT2
|
|
|
|
; Check OR of a variable.
|
|
; - CHECK is for the main loop.
|
|
; - CHECK-SHIFT1 makes sure that the negated shift count used by the second
|
|
; RLL is set up correctly. The negation is independent of the NILL and L
|
|
; tested in CHECK.
|
|
; - CHECK-SHIFT2 makes sure that %b is shifted into the high part of the word
|
|
; before being used. This shift is independent of the other loop prologue
|
|
; instructions.
|
|
define i16 @f1(i16 *%src, i16 %b) {
|
|
; CHECK: f1:
|
|
; CHECK: sllg [[SHIFT:%r[1-9]+]], %r2, 3
|
|
; CHECK: nill %r2, 65532
|
|
; CHECK: l [[OLD:%r[0-9]+]], 0(%r2)
|
|
; CHECK: [[LABEL:\.[^:]*]]:
|
|
; CHECK: rll [[ROT:%r[0-9]+]], [[OLD]], 0([[SHIFT]])
|
|
; CHECK: or [[ROT]], %r3
|
|
; CHECK: rll [[NEW:%r[0-9]+]], [[ROT]], 0({{%r[1-9]+}})
|
|
; CHECK: cs [[OLD]], [[NEW]], 0(%r2)
|
|
; CHECK: j{{g?}}lh [[LABEL]]
|
|
; CHECK: rll %r2, [[OLD]], 16([[SHIFT]])
|
|
; CHECK: br %r14
|
|
;
|
|
; CHECK-SHIFT1: f1:
|
|
; CHECK-SHIFT1: sllg [[SHIFT:%r[1-9]+]], %r2, 3
|
|
; CHECK-SHIFT1: lcr [[NEGSHIFT:%r[1-9]+]], [[SHIFT]]
|
|
; CHECK-SHIFT1: rll
|
|
; CHECK-SHIFT1: rll {{%r[0-9]+}}, {{%r[0-9]+}}, 0([[NEGSHIFT]])
|
|
; CHECK-SHIFT1: rll
|
|
; CHECK-SHIFT1: br %r14
|
|
;
|
|
; CHECK-SHIFT2: f1:
|
|
; CHECK-SHIFT2: sll %r3, 16
|
|
; CHECK-SHIFT2: rll
|
|
; CHECK-SHIFT2: or {{%r[0-9]+}}, %r3
|
|
; CHECK-SHIFT2: rll
|
|
; CHECK-SHIFT2: rll
|
|
; CHECK-SHIFT2: br %r14
|
|
%res = atomicrmw or i16 *%src, i16 %b seq_cst
|
|
ret i16 %res
|
|
}
|
|
|
|
; Check the minimum signed value. We OR the rotated word with 0x80000000.
|
|
define i16 @f2(i16 *%src) {
|
|
; CHECK: f2:
|
|
; CHECK: sllg [[SHIFT:%r[1-9]+]], %r2, 3
|
|
; CHECK: nill %r2, 65532
|
|
; CHECK: l [[OLD:%r[0-9]+]], 0(%r2)
|
|
; CHECK: [[LABEL:\.[^:]*]]:
|
|
; CHECK: rll [[ROT:%r[0-9]+]], [[OLD]], 0([[SHIFT]])
|
|
; CHECK: oilh [[ROT]], 32768
|
|
; CHECK: rll [[NEW:%r[0-9]+]], [[ROT]], 0([[NEGSHIFT:%r[1-9]+]])
|
|
; CHECK: cs [[OLD]], [[NEW]], 0(%r2)
|
|
; CHECK: j{{g?}}lh [[LABEL]]
|
|
; CHECK: rll %r2, [[OLD]], 16([[SHIFT]])
|
|
; CHECK: br %r14
|
|
;
|
|
; CHECK-SHIFT1: f2:
|
|
; CHECK-SHIFT1: sllg [[SHIFT:%r[1-9]+]], %r2, 3
|
|
; CHECK-SHIFT1: lcr [[NEGSHIFT:%r[1-9]+]], [[SHIFT]]
|
|
; CHECK-SHIFT1: rll
|
|
; CHECK-SHIFT1: rll {{%r[0-9]+}}, {{%r[0-9]+}}, 0([[NEGSHIFT]])
|
|
; CHECK-SHIFT1: rll
|
|
; CHECK-SHIFT1: br %r14
|
|
;
|
|
; CHECK-SHIFT2: f2:
|
|
; CHECK-SHIFT2: br %r14
|
|
%res = atomicrmw or i16 *%src, i16 -32768 seq_cst
|
|
ret i16 %res
|
|
}
|
|
|
|
; Check ORs of -2 (-1 isn't useful). We OR the rotated word with 0xfffe0000.
|
|
define i16 @f3(i16 *%src) {
|
|
; CHECK: f3:
|
|
; CHECK: oilh [[ROT]], 65534
|
|
; CHECK: br %r14
|
|
;
|
|
; CHECK-SHIFT1: f3:
|
|
; CHECK-SHIFT1: br %r14
|
|
; CHECK-SHIFT2: f3:
|
|
; CHECK-SHIFT2: br %r14
|
|
%res = atomicrmw or i16 *%src, i16 -2 seq_cst
|
|
ret i16 %res
|
|
}
|
|
|
|
; Check ORs of 1. We OR the rotated word with 0x00010000.
|
|
define i16 @f4(i16 *%src) {
|
|
; CHECK: f4:
|
|
; CHECK: oilh [[ROT]], 1
|
|
; CHECK: br %r14
|
|
;
|
|
; CHECK-SHIFT1: f4:
|
|
; CHECK-SHIFT1: br %r14
|
|
; CHECK-SHIFT2: f4:
|
|
; CHECK-SHIFT2: br %r14
|
|
%res = atomicrmw or i16 *%src, i16 1 seq_cst
|
|
ret i16 %res
|
|
}
|
|
|
|
; Check the maximum signed value. We OR the rotated word with 0x7fff0000.
|
|
define i16 @f5(i16 *%src) {
|
|
; CHECK: f5:
|
|
; CHECK: oilh [[ROT]], 32767
|
|
; CHECK: br %r14
|
|
;
|
|
; CHECK-SHIFT1: f5:
|
|
; CHECK-SHIFT1: br %r14
|
|
; CHECK-SHIFT2: f5:
|
|
; CHECK-SHIFT2: br %r14
|
|
%res = atomicrmw or i16 *%src, i16 32767 seq_cst
|
|
ret i16 %res
|
|
}
|
|
|
|
; Check ORs of a large unsigned value. We OR the rotated word with
|
|
; 0xfffd0000.
|
|
define i16 @f6(i16 *%src) {
|
|
; CHECK: f6:
|
|
; CHECK: oilh [[ROT]], 65533
|
|
; CHECK: br %r14
|
|
;
|
|
; CHECK-SHIFT1: f6:
|
|
; CHECK-SHIFT1: br %r14
|
|
; CHECK-SHIFT2: f6:
|
|
; CHECK-SHIFT2: br %r14
|
|
%res = atomicrmw or i16 *%src, i16 65533 seq_cst
|
|
ret i16 %res
|
|
}
|