mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-16 11:30:51 +00:00
b503b49b51
This adds all CodeGen tests for the SystemZ target. This version of the patch incorporates feedback from a review by Sean Silva. Thanks to all reviewers! Patch by Richard Sandiford. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181204 91177308-0d34-0410-b5e6-96231b3b80d8
90 lines
2.4 KiB
LLVM
90 lines
2.4 KiB
LLVM
; Test 64-bit floating-point comparison.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
|
|
|
|
; Check comparison with registers.
|
|
define i64 @f1(i64 %a, i64 %b, double %f1, double %f2) {
|
|
; CHECK: f1:
|
|
; CHECK: cdbr %f0, %f2
|
|
; CHECK-NEXT: j{{g?}}e
|
|
; CHECK: lgr %r2, %r3
|
|
; CHECK: br %r14
|
|
%cond = fcmp oeq double %f1, %f2
|
|
%res = select i1 %cond, i64 %a, i64 %b
|
|
ret i64 %res
|
|
}
|
|
|
|
; Check the low end of the CDB range.
|
|
define i64 @f2(i64 %a, i64 %b, double %f1, double *%ptr) {
|
|
; CHECK: f2:
|
|
; CHECK: cdb %f0, 0(%r4)
|
|
; CHECK-NEXT: j{{g?}}e
|
|
; CHECK: lgr %r2, %r3
|
|
; CHECK: br %r14
|
|
%f2 = load double *%ptr
|
|
%cond = fcmp oeq double %f1, %f2
|
|
%res = select i1 %cond, i64 %a, i64 %b
|
|
ret i64 %res
|
|
}
|
|
|
|
; Check the high end of the aligned CDB range.
|
|
define i64 @f3(i64 %a, i64 %b, double %f1, double *%base) {
|
|
; CHECK: f3:
|
|
; CHECK: cdb %f0, 4088(%r4)
|
|
; CHECK-NEXT: j{{g?}}e
|
|
; CHECK: lgr %r2, %r3
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr double *%base, i64 511
|
|
%f2 = load double *%ptr
|
|
%cond = fcmp oeq double %f1, %f2
|
|
%res = select i1 %cond, i64 %a, i64 %b
|
|
ret i64 %res
|
|
}
|
|
|
|
; Check the next doubleword up, which needs separate address logic.
|
|
; Other sequences besides this one would be OK.
|
|
define i64 @f4(i64 %a, i64 %b, double %f1, double *%base) {
|
|
; CHECK: f4:
|
|
; CHECK: aghi %r4, 4096
|
|
; CHECK: cdb %f0, 0(%r4)
|
|
; CHECK-NEXT: j{{g?}}e
|
|
; CHECK: lgr %r2, %r3
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr double *%base, i64 512
|
|
%f2 = load double *%ptr
|
|
%cond = fcmp oeq double %f1, %f2
|
|
%res = select i1 %cond, i64 %a, i64 %b
|
|
ret i64 %res
|
|
}
|
|
|
|
; Check negative displacements, which also need separate address logic.
|
|
define i64 @f5(i64 %a, i64 %b, double %f1, double *%base) {
|
|
; CHECK: f5:
|
|
; CHECK: aghi %r4, -8
|
|
; CHECK: cdb %f0, 0(%r4)
|
|
; CHECK-NEXT: j{{g?}}e
|
|
; CHECK: lgr %r2, %r3
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr double *%base, i64 -1
|
|
%f2 = load double *%ptr
|
|
%cond = fcmp oeq double %f1, %f2
|
|
%res = select i1 %cond, i64 %a, i64 %b
|
|
ret i64 %res
|
|
}
|
|
|
|
; Check that CDB allows indices.
|
|
define i64 @f6(i64 %a, i64 %b, double %f1, double *%base, i64 %index) {
|
|
; CHECK: f6:
|
|
; CHECK: sllg %r1, %r5, 3
|
|
; CHECK: cdb %f0, 800(%r1,%r4)
|
|
; CHECK-NEXT: j{{g?}}e
|
|
; CHECK: lgr %r2, %r3
|
|
; CHECK: br %r14
|
|
%ptr1 = getelementptr double *%base, i64 %index
|
|
%ptr2 = getelementptr double *%ptr1, i64 100
|
|
%f2 = load double *%ptr2
|
|
%cond = fcmp oeq double %f1, %f2
|
|
%res = select i1 %cond, i64 %a, i64 %b
|
|
ret i64 %res
|
|
}
|