mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-21 02:29:22 +00:00
7c9c6ed761
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
78 lines
2.3 KiB
LLVM
78 lines
2.3 KiB
LLVM
; RUN: llc < %s -march=x86-64 -mattr=+mmx,+sse2 | FileCheck %s
|
|
|
|
define i32 @t0(i64 %x) {
|
|
; CHECK-LABEL: t0:
|
|
; CHECK: # BB#0:{{.*}} %entry
|
|
; CHECK: movd %[[REG1:[a-z]+]], %mm0
|
|
; CHECK-NEXT: pshufw $238, %mm0, %mm0
|
|
; CHECK-NEXT: movd %mm0, %eax
|
|
; CHECK-NEXT: retq
|
|
entry:
|
|
%0 = bitcast i64 %x to <4 x i16>
|
|
%1 = bitcast <4 x i16> %0 to x86_mmx
|
|
%2 = tail call x86_mmx @llvm.x86.sse.pshuf.w(x86_mmx %1, i8 -18)
|
|
%3 = bitcast x86_mmx %2 to <4 x i16>
|
|
%4 = bitcast <4 x i16> %3 to <1 x i64>
|
|
%5 = extractelement <1 x i64> %4, i32 0
|
|
%6 = bitcast i64 %5 to <2 x i32>
|
|
%7 = extractelement <2 x i32> %6, i32 0
|
|
ret i32 %7
|
|
}
|
|
|
|
define i64 @t1(i64 %x, i32 %n) {
|
|
; CHECK-LABEL: t1:
|
|
; CHECK: # BB#0:{{.*}} %entry
|
|
; CHECK: movd %[[REG2:[a-z]+]], %mm0
|
|
; CHECK-NEXT: movd %[[REG1]], %mm1
|
|
; CHECK-NEXT: psllq %mm0, %mm1
|
|
; CHECK-NEXT: movd %mm1, %rax
|
|
; CHECK-NEXT: retq
|
|
entry:
|
|
%0 = bitcast i64 %x to x86_mmx
|
|
%1 = tail call x86_mmx @llvm.x86.mmx.pslli.q(x86_mmx %0, i32 %n)
|
|
%2 = bitcast x86_mmx %1 to i64
|
|
ret i64 %2
|
|
}
|
|
|
|
define i64 @t2(i64 %x, i32 %n, i32 %w) {
|
|
; CHECK-LABEL: t2:
|
|
; CHECK: # BB#0:{{.*}} %entry
|
|
; CHECK: movd %[[REG4:[a-z]+]], %mm0
|
|
; CHECK-NEXT: movd %[[REG6:[a-z0-9]+]], %mm1
|
|
; CHECK-NEXT: psllq %mm0, %mm1
|
|
; CHECK-NEXT: movd %[[REG1]], %mm0
|
|
; CHECK-NEXT: por %mm1, %mm0
|
|
; CHECK-NEXT: movd %mm0, %rax
|
|
; CHECK-NEXT: retq
|
|
entry:
|
|
%0 = insertelement <2 x i32> undef, i32 %w, i32 0
|
|
%1 = insertelement <2 x i32> %0, i32 0, i32 1
|
|
%2 = bitcast <2 x i32> %1 to x86_mmx
|
|
%3 = tail call x86_mmx @llvm.x86.mmx.pslli.q(x86_mmx %2, i32 %n)
|
|
%4 = bitcast i64 %x to x86_mmx
|
|
%5 = tail call x86_mmx @llvm.x86.mmx.por(x86_mmx %4, x86_mmx %3)
|
|
%6 = bitcast x86_mmx %5 to i64
|
|
ret i64 %6
|
|
}
|
|
|
|
define i64 @t3(<1 x i64>* %y, i32* %n) {
|
|
; CHECK-LABEL: t3:
|
|
; CHECK: # BB#0:{{.*}} %entry
|
|
; CHECK: movq (%[[REG1]]), %mm0
|
|
; CHECK-NEXT: psllq (%[[REG3:[a-z]+]]), %mm0
|
|
; CHECK-NEXT: movd %mm0, %rax
|
|
; CHECK-NEXT: retq
|
|
entry:
|
|
%0 = bitcast <1 x i64>* %y to x86_mmx*
|
|
%1 = load x86_mmx, x86_mmx* %0, align 8
|
|
%2 = load i32, i32* %n, align 4
|
|
%3 = tail call x86_mmx @llvm.x86.mmx.pslli.q(x86_mmx %1, i32 %2)
|
|
%4 = bitcast x86_mmx %3 to i64
|
|
ret i64 %4
|
|
}
|
|
|
|
declare x86_mmx @llvm.x86.sse.pshuf.w(x86_mmx, i8)
|
|
declare x86_mmx @llvm.x86.mmx.pslli.q(x86_mmx, i32)
|
|
declare x86_mmx @llvm.x86.mmx.por(x86_mmx, x86_mmx)
|
|
|