mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-23 17:29:19 +00:00
This removes the need to store the asm variant in each row of the single table that existed before. Shaves ~16K off the size of X86AsmParser.o. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@187026 91177308-0d34-0410-b5e6-96231b3b80d8
182 lines
6.4 KiB
C++
182 lines
6.4 KiB
C++
//===-- llvm/MC/MCTargetAsmParser.h - Target Assembly Parser ----*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_MC_TARGETPARSER_H
|
|
#define LLVM_MC_TARGETPARSER_H
|
|
|
|
#include "llvm/MC/MCParser/MCAsmParserExtension.h"
|
|
|
|
namespace llvm {
|
|
class MCStreamer;
|
|
class StringRef;
|
|
class SMLoc;
|
|
class AsmToken;
|
|
class MCParsedAsmOperand;
|
|
class MCInst;
|
|
template <typename T> class SmallVectorImpl;
|
|
|
|
enum AsmRewriteKind {
|
|
AOK_Delete = 0, // Rewrite should be ignored.
|
|
AOK_Align, // Rewrite align as .align.
|
|
AOK_DotOperator, // Rewrite a dot operator expression as an immediate.
|
|
// E.g., [eax].foo.bar -> [eax].8
|
|
AOK_Emit, // Rewrite _emit as .byte.
|
|
AOK_Imm, // Rewrite as $$N.
|
|
AOK_ImmPrefix, // Add $$ before a parsed Imm.
|
|
AOK_Input, // Rewrite in terms of $N.
|
|
AOK_Output, // Rewrite in terms of $N.
|
|
AOK_SizeDirective, // Add a sizing directive (e.g., dword ptr).
|
|
AOK_Skip // Skip emission (e.g., offset/type operators).
|
|
};
|
|
|
|
const char AsmRewritePrecedence [] = {
|
|
0, // AOK_Delete
|
|
1, // AOK_Align
|
|
1, // AOK_DotOperator
|
|
1, // AOK_Emit
|
|
3, // AOK_Imm
|
|
3, // AOK_ImmPrefix
|
|
2, // AOK_Input
|
|
2, // AOK_Output
|
|
4, // AOK_SizeDirective
|
|
1 // AOK_Skip
|
|
};
|
|
|
|
struct AsmRewrite {
|
|
AsmRewriteKind Kind;
|
|
SMLoc Loc;
|
|
unsigned Len;
|
|
unsigned Val;
|
|
public:
|
|
AsmRewrite(AsmRewriteKind kind, SMLoc loc, unsigned len = 0, unsigned val = 0)
|
|
: Kind(kind), Loc(loc), Len(len), Val(val) {}
|
|
};
|
|
|
|
struct ParseInstructionInfo {
|
|
|
|
SmallVectorImpl<AsmRewrite> *AsmRewrites;
|
|
|
|
ParseInstructionInfo() : AsmRewrites(0) {}
|
|
ParseInstructionInfo(SmallVectorImpl<AsmRewrite> *rewrites)
|
|
: AsmRewrites(rewrites) {}
|
|
|
|
~ParseInstructionInfo() {}
|
|
};
|
|
|
|
/// MCTargetAsmParser - Generic interface to target specific assembly parsers.
|
|
class MCTargetAsmParser : public MCAsmParserExtension {
|
|
public:
|
|
enum MatchResultTy {
|
|
Match_InvalidOperand,
|
|
Match_MissingFeature,
|
|
Match_MnemonicFail,
|
|
Match_Success,
|
|
FIRST_TARGET_MATCH_RESULT_TY
|
|
};
|
|
|
|
private:
|
|
MCTargetAsmParser(const MCTargetAsmParser &) LLVM_DELETED_FUNCTION;
|
|
void operator=(const MCTargetAsmParser &) LLVM_DELETED_FUNCTION;
|
|
protected: // Can only create subclasses.
|
|
MCTargetAsmParser();
|
|
|
|
/// AvailableFeatures - The current set of available features.
|
|
unsigned AvailableFeatures;
|
|
|
|
/// ParsingInlineAsm - Are we parsing ms-style inline assembly?
|
|
bool ParsingInlineAsm;
|
|
|
|
/// SemaCallback - The Sema callback implementation. Must be set when parsing
|
|
/// ms-style inline assembly.
|
|
MCAsmParserSemaCallback *SemaCallback;
|
|
|
|
public:
|
|
virtual ~MCTargetAsmParser();
|
|
|
|
unsigned getAvailableFeatures() const { return AvailableFeatures; }
|
|
void setAvailableFeatures(unsigned Value) { AvailableFeatures = Value; }
|
|
|
|
bool isParsingInlineAsm () { return ParsingInlineAsm; }
|
|
void setParsingInlineAsm (bool Value) { ParsingInlineAsm = Value; }
|
|
|
|
void setSemaCallback(MCAsmParserSemaCallback *Callback) {
|
|
SemaCallback = Callback;
|
|
}
|
|
|
|
virtual bool ParseRegister(unsigned &RegNo, SMLoc &StartLoc,
|
|
SMLoc &EndLoc) = 0;
|
|
|
|
/// ParseInstruction - Parse one assembly instruction.
|
|
///
|
|
/// The parser is positioned following the instruction name. The target
|
|
/// specific instruction parser should parse the entire instruction and
|
|
/// construct the appropriate MCInst, or emit an error. On success, the entire
|
|
/// line should be parsed up to and including the end-of-statement token. On
|
|
/// failure, the parser is not required to read to the end of the line.
|
|
//
|
|
/// \param Name - The instruction name.
|
|
/// \param NameLoc - The source location of the name.
|
|
/// \param Operands [out] - The list of parsed operands, this returns
|
|
/// ownership of them to the caller.
|
|
/// \return True on failure.
|
|
virtual bool ParseInstruction(ParseInstructionInfo &Info, StringRef Name,
|
|
SMLoc NameLoc,
|
|
SmallVectorImpl<MCParsedAsmOperand*> &Operands) = 0;
|
|
|
|
/// ParseDirective - Parse a target specific assembler directive
|
|
///
|
|
/// The parser is positioned following the directive name. The target
|
|
/// specific directive parser should parse the entire directive doing or
|
|
/// recording any target specific work, or return true and do nothing if the
|
|
/// directive is not target specific. If the directive is specific for
|
|
/// the target, the entire line is parsed up to and including the
|
|
/// end-of-statement token and false is returned.
|
|
///
|
|
/// \param DirectiveID - the identifier token of the directive.
|
|
virtual bool ParseDirective(AsmToken DirectiveID) = 0;
|
|
|
|
/// mnemonicIsValid - This returns true if this is a valid mnemonic and false
|
|
/// otherwise.
|
|
virtual bool mnemonicIsValid(StringRef Mnemonic, unsigned VariantID) = 0;
|
|
|
|
/// MatchAndEmitInstruction - Recognize a series of operands of a parsed
|
|
/// instruction as an actual MCInst and emit it to the specified MCStreamer.
|
|
/// This returns false on success and returns true on failure to match.
|
|
///
|
|
/// On failure, the target parser is responsible for emitting a diagnostic
|
|
/// explaining the match failure.
|
|
virtual bool
|
|
MatchAndEmitInstruction(SMLoc IDLoc, unsigned &Opcode,
|
|
SmallVectorImpl<MCParsedAsmOperand*> &Operands,
|
|
MCStreamer &Out, unsigned &ErrorInfo,
|
|
bool MatchingInlineAsm) = 0;
|
|
|
|
/// Allow a target to add special case operand matching for things that
|
|
/// tblgen doesn't/can't handle effectively. For example, literal
|
|
/// immediates on ARM. TableGen expects a token operand, but the parser
|
|
/// will recognize them as immediates.
|
|
virtual unsigned validateTargetOperandClass(MCParsedAsmOperand *Op,
|
|
unsigned Kind) {
|
|
return Match_InvalidOperand;
|
|
}
|
|
|
|
/// checkTargetMatchPredicate - Validate the instruction match against
|
|
/// any complex target predicates not expressible via match classes.
|
|
virtual unsigned checkTargetMatchPredicate(MCInst &Inst) {
|
|
return Match_Success;
|
|
}
|
|
|
|
virtual void convertToMapAndConstraints(unsigned Kind,
|
|
const SmallVectorImpl<MCParsedAsmOperand*> &Operands) = 0;
|
|
};
|
|
|
|
} // End llvm namespace
|
|
|
|
#endif
|