mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-10 06:54:54 +00:00
9e3e730417
r182877 broke MCJIT tests on ARM and r182937 was working around another failure by r182877. This should make the ARM bots green. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@182960 91177308-0d34-0410-b5e6-96231b3b80d8
51 lines
939 B
LLVM
51 lines
939 B
LLVM
; RUN: llc < %s -O0 -fast-isel-abort -relocation-model=dynamic-no-pic -mtriple=armv7-apple-ios | FileCheck %s --check-prefix=ARM
|
|
|
|
define i32 @shl() nounwind ssp {
|
|
entry:
|
|
; ARM: shl
|
|
; ARM: lsl r0, r0, #2
|
|
%shl = shl i32 -1, 2
|
|
ret i32 %shl
|
|
}
|
|
|
|
define i32 @shl_reg(i32 %src1, i32 %src2) nounwind ssp {
|
|
entry:
|
|
; ARM: shl_reg
|
|
; ARM: lsl r0, r0, r1
|
|
%shl = shl i32 %src1, %src2
|
|
ret i32 %shl
|
|
}
|
|
|
|
define i32 @lshr() nounwind ssp {
|
|
entry:
|
|
; ARM: lshr
|
|
; ARM: lsr r0, r0, #2
|
|
%lshr = lshr i32 -1, 2
|
|
ret i32 %lshr
|
|
}
|
|
|
|
define i32 @lshr_reg(i32 %src1, i32 %src2) nounwind ssp {
|
|
entry:
|
|
; ARM: lshr_reg
|
|
; ARM: lsr r0, r0, r1
|
|
%lshr = lshr i32 %src1, %src2
|
|
ret i32 %lshr
|
|
}
|
|
|
|
define i32 @ashr() nounwind ssp {
|
|
entry:
|
|
; ARM: ashr
|
|
; ARM: asr r0, r0, #2
|
|
%ashr = ashr i32 -1, 2
|
|
ret i32 %ashr
|
|
}
|
|
|
|
define i32 @ashr_reg(i32 %src1, i32 %src2) nounwind ssp {
|
|
entry:
|
|
; ARM: ashr_reg
|
|
; ARM: asr r0, r0, r1
|
|
%ashr = ashr i32 %src1, %src2
|
|
ret i32 %ashr
|
|
}
|
|
|