mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-25 14:32:53 +00:00
fa2ab3e4ab
so that the test will not fail when run on an Intel Atom processor, due to the Atom scheduler producing an instruction sequence that is different from that which is normally expected. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@151832 91177308-0d34-0410-b5e6-96231b3b80d8
32 lines
1008 B
LLVM
32 lines
1008 B
LLVM
; RUN: llc < %s -mcpu=generic -march=x86 | FileCheck %s
|
|
; RUN: llc < %s -mcpu=generic -mtriple=x86_64-linux | FileCheck %s
|
|
; CHECK-NOT: lea
|
|
|
|
@B = external global [1000 x float], align 32
|
|
@A = external global [1000 x float], align 32
|
|
@P = external global [1000 x i32], align 32
|
|
|
|
define void @foo(i32 %m) nounwind {
|
|
entry:
|
|
%tmp1 = icmp sgt i32 %m, 0
|
|
br i1 %tmp1, label %bb, label %return
|
|
|
|
bb:
|
|
%i.019.0 = phi i32 [ %indvar.next, %bb ], [ 0, %entry ]
|
|
%tmp2 = getelementptr [1000 x float]* @B, i32 0, i32 %i.019.0
|
|
%tmp3 = load float* %tmp2, align 4
|
|
%tmp4 = fmul float %tmp3, 2.000000e+00
|
|
%tmp5 = getelementptr [1000 x float]* @A, i32 0, i32 %i.019.0
|
|
store float %tmp4, float* %tmp5, align 4
|
|
%tmp8 = shl i32 %i.019.0, 1
|
|
%tmp9 = add i32 %tmp8, 64
|
|
%tmp10 = getelementptr [1000 x i32]* @P, i32 0, i32 %i.019.0
|
|
store i32 %tmp9, i32* %tmp10, align 4
|
|
%indvar.next = add i32 %i.019.0, 1
|
|
%exitcond = icmp eq i32 %indvar.next, %m
|
|
br i1 %exitcond, label %return, label %bb
|
|
|
|
return:
|
|
ret void
|
|
}
|