mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-14 11:32:34 +00:00
7c9c6ed761
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
49 lines
1.2 KiB
LLVM
49 lines
1.2 KiB
LLVM
; RUN: llc -verify-machineinstrs -o - %s -mtriple=arm64-apple-ios7.0 -aarch64-atomic-cfg-tidy=0 | FileCheck %s
|
|
|
|
; We've got the usual issues with LLVM reordering blocks here. The
|
|
; tests are correct for the current order, but who knows when that
|
|
; will change. Beware!
|
|
@var32 = global i32 0
|
|
@var64 = global i64 0
|
|
|
|
define i32 @test_tbz() {
|
|
; CHECK-LABEL: test_tbz:
|
|
|
|
%val = load i32, i32* @var32
|
|
%val64 = load i64, i64* @var64
|
|
|
|
%tbit0 = and i32 %val, 32768
|
|
%tst0 = icmp ne i32 %tbit0, 0
|
|
br i1 %tst0, label %test1, label %end1
|
|
; CHECK: tbz {{w[0-9]+}}, #15, [[LBL_end1:.?LBB0_[0-9]+]]
|
|
|
|
test1:
|
|
%tbit1 = and i32 %val, 4096
|
|
%tst1 = icmp ne i32 %tbit1, 0
|
|
br i1 %tst1, label %test2, label %end1
|
|
; CHECK: tbz {{w[0-9]+}}, #12, [[LBL_end1]]
|
|
|
|
test2:
|
|
%tbit2 = and i64 %val64, 32768
|
|
%tst2 = icmp ne i64 %tbit2, 0
|
|
br i1 %tst2, label %test3, label %end1
|
|
; CHECK: tbz {{[wx][0-9]+}}, #15, [[LBL_end1]]
|
|
|
|
test3:
|
|
%tbit3 = and i64 %val64, 4096
|
|
%tst3 = icmp ne i64 %tbit3, 0
|
|
br i1 %tst3, label %end2, label %end1
|
|
; CHECK: tbz {{[wx][0-9]+}}, #12, [[LBL_end1]]
|
|
|
|
end2:
|
|
; CHECK: {{movz x0, #1|orr w0, wzr, #0x1}}
|
|
; CHECK-NEXT: ret
|
|
ret i32 1
|
|
|
|
end1:
|
|
; CHECK: [[LBL_end1]]:
|
|
; CHECK-NEXT: {{mov x0, xzr|mov w0, wzr}}
|
|
; CHECK-NEXT: ret
|
|
ret i32 0
|
|
}
|