mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-14 11:32:34 +00:00
7c9c6ed761
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
210 lines
5.8 KiB
LLVM
210 lines
5.8 KiB
LLVM
; Test zero extensions from a byte to an i32. The tests here
|
|
; assume z10 register pressure, without the high words being available.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z10 | FileCheck %s
|
|
|
|
; Test register extension, starting with an i32.
|
|
define i32 @f1(i32 %a) {
|
|
; CHECK-LABEL: f1:
|
|
; CHECK: llcr %r2, %r2
|
|
; CHECK: br %r14
|
|
%byte = trunc i32 %a to i8
|
|
%ext = zext i8 %byte to i32
|
|
ret i32 %ext
|
|
}
|
|
|
|
; ...and again with an i64.
|
|
define i32 @f2(i64 %a) {
|
|
; CHECK-LABEL: f2:
|
|
; CHECK: llcr %r2, %r2
|
|
; CHECK: br %r14
|
|
%byte = trunc i64 %a to i8
|
|
%ext = zext i8 %byte to i32
|
|
ret i32 %ext
|
|
}
|
|
|
|
; Check ANDs that are equivalent to zero extension.
|
|
define i32 @f3(i32 %a) {
|
|
; CHECK-LABEL: f3:
|
|
; CHECK: llcr %r2, %r2
|
|
; CHECK: br %r14
|
|
%ext = and i32 %a, 255
|
|
ret i32 %ext
|
|
}
|
|
|
|
; Check LLC with no displacement.
|
|
define i32 @f4(i8 *%src) {
|
|
; CHECK-LABEL: f4:
|
|
; CHECK: llc %r2, 0(%r2)
|
|
; CHECK: br %r14
|
|
%byte = load i8 , i8 *%src
|
|
%ext = zext i8 %byte to i32
|
|
ret i32 %ext
|
|
}
|
|
|
|
; Check the high end of the LLC range.
|
|
define i32 @f5(i8 *%src) {
|
|
; CHECK-LABEL: f5:
|
|
; CHECK: llc %r2, 524287(%r2)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i8, i8 *%src, i64 524287
|
|
%byte = load i8 , i8 *%ptr
|
|
%ext = zext i8 %byte to i32
|
|
ret i32 %ext
|
|
}
|
|
|
|
; Check the next byte up, which needs separate address logic.
|
|
; Other sequences besides this one would be OK.
|
|
define i32 @f6(i8 *%src) {
|
|
; CHECK-LABEL: f6:
|
|
; CHECK: agfi %r2, 524288
|
|
; CHECK: llc %r2, 0(%r2)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i8, i8 *%src, i64 524288
|
|
%byte = load i8 , i8 *%ptr
|
|
%ext = zext i8 %byte to i32
|
|
ret i32 %ext
|
|
}
|
|
|
|
; Check the high end of the negative LLC range.
|
|
define i32 @f7(i8 *%src) {
|
|
; CHECK-LABEL: f7:
|
|
; CHECK: llc %r2, -1(%r2)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i8, i8 *%src, i64 -1
|
|
%byte = load i8 , i8 *%ptr
|
|
%ext = zext i8 %byte to i32
|
|
ret i32 %ext
|
|
}
|
|
|
|
; Check the low end of the LLC range.
|
|
define i32 @f8(i8 *%src) {
|
|
; CHECK-LABEL: f8:
|
|
; CHECK: llc %r2, -524288(%r2)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i8, i8 *%src, i64 -524288
|
|
%byte = load i8 , i8 *%ptr
|
|
%ext = zext i8 %byte to i32
|
|
ret i32 %ext
|
|
}
|
|
|
|
; Check the next byte down, which needs separate address logic.
|
|
; Other sequences besides this one would be OK.
|
|
define i32 @f9(i8 *%src) {
|
|
; CHECK-LABEL: f9:
|
|
; CHECK: agfi %r2, -524289
|
|
; CHECK: llc %r2, 0(%r2)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i8, i8 *%src, i64 -524289
|
|
%byte = load i8 , i8 *%ptr
|
|
%ext = zext i8 %byte to i32
|
|
ret i32 %ext
|
|
}
|
|
|
|
; Check that LLC allows an index
|
|
define i32 @f10(i64 %src, i64 %index) {
|
|
; CHECK-LABEL: f10:
|
|
; CHECK: llc %r2, 524287(%r3,%r2)
|
|
; CHECK: br %r14
|
|
%add1 = add i64 %src, %index
|
|
%add2 = add i64 %add1, 524287
|
|
%ptr = inttoptr i64 %add2 to i8 *
|
|
%byte = load i8 , i8 *%ptr
|
|
%ext = zext i8 %byte to i32
|
|
ret i32 %ext
|
|
}
|
|
|
|
; Test a case where we spill the source of at least one LLCR. We want
|
|
; to use LLC if possible.
|
|
define void @f11(i32 *%ptr) {
|
|
; CHECK-LABEL: f11:
|
|
; CHECK: llc {{%r[0-9]+}}, 16{{[37]}}(%r15)
|
|
; CHECK: br %r14
|
|
%val0 = load volatile i32 , i32 *%ptr
|
|
%val1 = load volatile i32 , i32 *%ptr
|
|
%val2 = load volatile i32 , i32 *%ptr
|
|
%val3 = load volatile i32 , i32 *%ptr
|
|
%val4 = load volatile i32 , i32 *%ptr
|
|
%val5 = load volatile i32 , i32 *%ptr
|
|
%val6 = load volatile i32 , i32 *%ptr
|
|
%val7 = load volatile i32 , i32 *%ptr
|
|
%val8 = load volatile i32 , i32 *%ptr
|
|
%val9 = load volatile i32 , i32 *%ptr
|
|
%val10 = load volatile i32 , i32 *%ptr
|
|
%val11 = load volatile i32 , i32 *%ptr
|
|
%val12 = load volatile i32 , i32 *%ptr
|
|
%val13 = load volatile i32 , i32 *%ptr
|
|
%val14 = load volatile i32 , i32 *%ptr
|
|
%val15 = load volatile i32 , i32 *%ptr
|
|
|
|
%trunc0 = trunc i32 %val0 to i8
|
|
%trunc1 = trunc i32 %val1 to i8
|
|
%trunc2 = trunc i32 %val2 to i8
|
|
%trunc3 = trunc i32 %val3 to i8
|
|
%trunc4 = trunc i32 %val4 to i8
|
|
%trunc5 = trunc i32 %val5 to i8
|
|
%trunc6 = trunc i32 %val6 to i8
|
|
%trunc7 = trunc i32 %val7 to i8
|
|
%trunc8 = trunc i32 %val8 to i8
|
|
%trunc9 = trunc i32 %val9 to i8
|
|
%trunc10 = trunc i32 %val10 to i8
|
|
%trunc11 = trunc i32 %val11 to i8
|
|
%trunc12 = trunc i32 %val12 to i8
|
|
%trunc13 = trunc i32 %val13 to i8
|
|
%trunc14 = trunc i32 %val14 to i8
|
|
%trunc15 = trunc i32 %val15 to i8
|
|
|
|
%ext0 = zext i8 %trunc0 to i32
|
|
%ext1 = zext i8 %trunc1 to i32
|
|
%ext2 = zext i8 %trunc2 to i32
|
|
%ext3 = zext i8 %trunc3 to i32
|
|
%ext4 = zext i8 %trunc4 to i32
|
|
%ext5 = zext i8 %trunc5 to i32
|
|
%ext6 = zext i8 %trunc6 to i32
|
|
%ext7 = zext i8 %trunc7 to i32
|
|
%ext8 = zext i8 %trunc8 to i32
|
|
%ext9 = zext i8 %trunc9 to i32
|
|
%ext10 = zext i8 %trunc10 to i32
|
|
%ext11 = zext i8 %trunc11 to i32
|
|
%ext12 = zext i8 %trunc12 to i32
|
|
%ext13 = zext i8 %trunc13 to i32
|
|
%ext14 = zext i8 %trunc14 to i32
|
|
%ext15 = zext i8 %trunc15 to i32
|
|
|
|
store volatile i32 %val0, i32 *%ptr
|
|
store volatile i32 %val1, i32 *%ptr
|
|
store volatile i32 %val2, i32 *%ptr
|
|
store volatile i32 %val3, i32 *%ptr
|
|
store volatile i32 %val4, i32 *%ptr
|
|
store volatile i32 %val5, i32 *%ptr
|
|
store volatile i32 %val6, i32 *%ptr
|
|
store volatile i32 %val7, i32 *%ptr
|
|
store volatile i32 %val8, i32 *%ptr
|
|
store volatile i32 %val9, i32 *%ptr
|
|
store volatile i32 %val10, i32 *%ptr
|
|
store volatile i32 %val11, i32 *%ptr
|
|
store volatile i32 %val12, i32 *%ptr
|
|
store volatile i32 %val13, i32 *%ptr
|
|
store volatile i32 %val14, i32 *%ptr
|
|
store volatile i32 %val15, i32 *%ptr
|
|
|
|
store volatile i32 %ext0, i32 *%ptr
|
|
store volatile i32 %ext1, i32 *%ptr
|
|
store volatile i32 %ext2, i32 *%ptr
|
|
store volatile i32 %ext3, i32 *%ptr
|
|
store volatile i32 %ext4, i32 *%ptr
|
|
store volatile i32 %ext5, i32 *%ptr
|
|
store volatile i32 %ext6, i32 *%ptr
|
|
store volatile i32 %ext7, i32 *%ptr
|
|
store volatile i32 %ext8, i32 *%ptr
|
|
store volatile i32 %ext9, i32 *%ptr
|
|
store volatile i32 %ext10, i32 *%ptr
|
|
store volatile i32 %ext11, i32 *%ptr
|
|
store volatile i32 %ext12, i32 *%ptr
|
|
store volatile i32 %ext13, i32 *%ptr
|
|
store volatile i32 %ext14, i32 *%ptr
|
|
store volatile i32 %ext15, i32 *%ptr
|
|
|
|
ret void
|
|
}
|