mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-29 13:54:57 +00:00
b15f8d446a
(1) An int CC live range must be spilled if there are any interferences,
even if no other "neighbour" in the interf. graph has been allocated
that reg. yet. This is actually true of any class with only one reg!
(2) SparcIntCCRegClass::colorIGNode sets the color even if the LR must
be spilled so that the machine-independent spill code doesn't have to
make the machine-dependent decision of which CC name to use based on
operand type: %xcc or %icc. (These are two halves of the same register.)
(3) LR->isMarkedForSpill() is no longer the same as LR->hasColor().
These should never have been the same, and this is necessary now for #2.
(4) All RDCCR and WRCCR instructions are directly generated with the
phony number for %ccr so that EmitAssembly/EmitBinary doesn't have to
deal with this.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@7151 91177308-0d34-0410-b5e6-96231b3b80d8
|
||
|---|---|---|
| .. | ||
| InstrSched | ||
| InstrSelection | ||
| LiveVar | ||
| ModuloScheduling | ||
| RegAlloc | ||
| .cvsignore | ||
| EmitBytecodeToAssembly.cpp | ||
| MachineCodeForInstruction.h | ||
| MachineFunctionInfo.h | ||
| MachineInstrAnnot.h | ||
| Makefile | ||
| MappingInfo.cpp | ||
| MappingInfo.h | ||
| SparcV9_F2.td | ||
| SparcV9_F3.td | ||
| SparcV9_F4.td | ||
| SparcV9_Reg.td | ||
| SparcV9.burg.in | ||
| SparcV9.td | ||
| SparcV9AsmPrinter.cpp | ||
| SparcV9CodeEmitter.cpp | ||
| SparcV9CodeEmitter.h | ||
| SparcV9Instr.def | ||
| SparcV9InstrInfo.cpp | ||
| SparcV9InstrSelection.cpp | ||
| SparcV9InstrSelectionSupport.h | ||
| SparcV9Internals.h | ||
| SparcV9PeepholeOpts.cpp | ||
| SparcV9PreSelection.cpp | ||
| SparcV9PrologEpilogInserter.cpp | ||
| SparcV9RegClassInfo.cpp | ||
| SparcV9RegClassInfo.h | ||
| SparcV9RegInfo.cpp | ||
| SparcV9SchedInfo.cpp | ||
| SparcV9StackSlots.cpp | ||
| SparcV9TargetMachine.cpp | ||