mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-13 07:29:38 +00:00
82d3d4524f
Some instructions like memory reads/writes are executed asynchronously, so we need to insert S_WAITCNT instructions to block before accessing their results. Previously we have just inserted S_WAITCNT instructions after each async instruction, this patch fixes this and adds a prober insertion pass. Patch by: Christian König Tested-by: Michel Dänzer <michel.daenzer@amd.com> Reviewed-by: Tom Stellard <thomas.stellard@amd.com> Signed-off-by: Christian König <deathsimple@vodafone.de> git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@172846 91177308-0d34-0410-b5e6-96231b3b80d8
56 lines
2.2 KiB
C++
56 lines
2.2 KiB
C++
//===-- SIISelLowering.h - SI DAG Lowering Interface ------------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
/// \file
|
|
/// \brief SI DAG Lowering interface definition
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef SIISELLOWERING_H
|
|
#define SIISELLOWERING_H
|
|
|
|
#include "AMDGPUISelLowering.h"
|
|
#include "SIInstrInfo.h"
|
|
|
|
namespace llvm {
|
|
|
|
class SITargetLowering : public AMDGPUTargetLowering {
|
|
const SIInstrInfo * TII;
|
|
|
|
void LowerMOV_IMM(MachineInstr *MI, MachineBasicBlock &BB,
|
|
MachineBasicBlock::iterator I, unsigned Opocde) const;
|
|
void LowerSI_INTERP(MachineInstr *MI, MachineBasicBlock &BB,
|
|
MachineBasicBlock::iterator I, MachineRegisterInfo & MRI) const;
|
|
void LowerSI_INTERP_CONST(MachineInstr *MI, MachineBasicBlock &BB,
|
|
MachineBasicBlock::iterator I, MachineRegisterInfo &MRI) const;
|
|
void LowerSI_WQM(MachineInstr *MI, MachineBasicBlock &BB,
|
|
MachineBasicBlock::iterator I, MachineRegisterInfo & MRI) const;
|
|
void LowerSI_V_CNDLT(MachineInstr *MI, MachineBasicBlock &BB,
|
|
MachineBasicBlock::iterator I, MachineRegisterInfo & MRI) const;
|
|
|
|
SDValue Loweri1ContextSwitch(SDValue Op, SelectionDAG &DAG,
|
|
unsigned VCCNode) const;
|
|
SDValue LowerLOAD(SDValue Op, SelectionDAG &DAG) const;
|
|
SDValue LowerSELECT_CC(SDValue Op, SelectionDAG &DAG) const;
|
|
SDValue LowerBRCOND(SDValue Op, SelectionDAG &DAG) const;
|
|
|
|
public:
|
|
SITargetLowering(TargetMachine &tm);
|
|
virtual MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr * MI,
|
|
MachineBasicBlock * BB) const;
|
|
virtual EVT getSetCCResultType(EVT VT) const;
|
|
virtual SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const;
|
|
virtual SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &DCI) const;
|
|
virtual const char* getTargetNodeName(unsigned Opcode) const;
|
|
};
|
|
|
|
} // End namespace llvm
|
|
|
|
#endif //SIISELLOWERING_H
|