mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-08 23:55:03 +00:00
da8ac5fd91
Instead, just create one, and make sure everything that needs it can access it. Previously most of the SelectionDAGISel subclasses all had their own TargetLowering object, which was redundant with the TargetLowering object in the TargetMachine subclasses, except on Sparc, where SparcTargetMachine didn't have a TargetLowering object. Change Sparc to work more like the other targets here. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@57016 91177308-0d34-0410-b5e6-96231b3b80d8
83 lines
2.7 KiB
C++
83 lines
2.7 KiB
C++
//===-- SparcTargetMachine.cpp - Define TargetMachine for Sparc -----------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "SparcTargetAsmInfo.h"
|
|
#include "SparcTargetMachine.h"
|
|
#include "Sparc.h"
|
|
#include "llvm/Module.h"
|
|
#include "llvm/PassManager.h"
|
|
#include "llvm/Target/TargetMachineRegistry.h"
|
|
using namespace llvm;
|
|
|
|
// Register the target.
|
|
static RegisterTarget<SparcTargetMachine> X("sparc", " SPARC");
|
|
|
|
const TargetAsmInfo *SparcTargetMachine::createTargetAsmInfo() const {
|
|
// FIXME: Handle Solaris subtarget someday :)
|
|
return new SparcELFTargetAsmInfo(*this);
|
|
}
|
|
|
|
/// SparcTargetMachine ctor - Create an ILP32 architecture model
|
|
///
|
|
SparcTargetMachine::SparcTargetMachine(const Module &M, const std::string &FS)
|
|
: DataLayout("E-p:32:32-f128:128:128"),
|
|
Subtarget(M, FS), TLInfo(*this), InstrInfo(Subtarget),
|
|
FrameInfo(TargetFrameInfo::StackGrowsDown, 8, 0) {
|
|
}
|
|
|
|
unsigned SparcTargetMachine::getModuleMatchQuality(const Module &M) {
|
|
std::string TT = M.getTargetTriple();
|
|
if (TT.size() >= 6 && std::string(TT.begin(), TT.begin()+6) == "sparc-")
|
|
return 20;
|
|
|
|
// If the target triple is something non-sparc, we don't match.
|
|
if (!TT.empty()) return 0;
|
|
|
|
if (M.getEndianness() == Module::BigEndian &&
|
|
M.getPointerSize() == Module::Pointer32)
|
|
#ifdef __sparc__
|
|
return 20; // BE/32 ==> Prefer sparc on sparc
|
|
#else
|
|
return 5; // BE/32 ==> Prefer ppc elsewhere
|
|
#endif
|
|
else if (M.getEndianness() != Module::AnyEndianness ||
|
|
M.getPointerSize() != Module::AnyPointerSize)
|
|
return 0; // Match for some other target
|
|
|
|
#if defined(__sparc__)
|
|
return 10;
|
|
#else
|
|
return 0;
|
|
#endif
|
|
}
|
|
|
|
bool SparcTargetMachine::addInstSelector(PassManagerBase &PM, bool Fast) {
|
|
PM.add(createSparcISelDag(*this));
|
|
return false;
|
|
}
|
|
|
|
/// addPreEmitPass - This pass may be implemented by targets that want to run
|
|
/// passes immediately before machine code is emitted. This should return
|
|
/// true if -print-machineinstrs should print out the code after the passes.
|
|
bool SparcTargetMachine::addPreEmitPass(PassManagerBase &PM, bool Fast) {
|
|
PM.add(createSparcFPMoverPass(*this));
|
|
PM.add(createSparcDelaySlotFillerPass(*this));
|
|
return true;
|
|
}
|
|
|
|
bool SparcTargetMachine::addAssemblyEmitter(PassManagerBase &PM, bool Fast,
|
|
raw_ostream &Out) {
|
|
// Output assembly language.
|
|
PM.add(createSparcCodePrinterPass(Out, *this));
|
|
return false;
|
|
}
|