llvm-6502/lib/Target/Alpha
Benjamin Kramer 38e59891ee Don't pass StringRef by reference.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@108366 91177308-0d34-0410-b5e6-96231b3b80d8
2010-07-14 22:38:02 +00:00
..
AsmPrinter Use MachineOperand::is* predicates. 2010-04-27 22:24:37 +00:00
TargetInfo
Alpha.h
Alpha.td
AlphaBranchSelector.cpp
AlphaCallingConv.td
AlphaCodeEmitter.cpp
AlphaInstrFormats.td Remove isTwoAddress from Alpha. 2010-06-21 18:48:55 +00:00
AlphaInstrInfo.cpp RISC architectures get their memory operand folding for free. 2010-07-11 19:19:13 +00:00
AlphaInstrInfo.h RISC architectures get their memory operand folding for free. 2010-07-11 19:19:13 +00:00
AlphaInstrInfo.td Remove isTwoAddress from Alpha. 2010-06-21 18:48:55 +00:00
AlphaISelDAGToDAG.cpp Use const qualifiers with TargetLowering. This eliminates several 2010-04-17 15:26:15 +00:00
AlphaISelLowering.cpp Move getExtLoad() and (some) getLoad() DebugLoc argument after EVT argument for consistency sake. 2010-07-07 22:15:37 +00:00
AlphaISelLowering.h Split the SDValue out of OutputArg so that SelectionDAG-independent 2010-07-07 15:54:55 +00:00
AlphaJITInfo.cpp Fix a typo. 2010-04-30 22:38:11 +00:00
AlphaJITInfo.h
AlphaLLRP.cpp
AlphaMachineFunctionInfo.h Move per-function state out of TargetLowering subclasses and into 2010-04-17 14:41:14 +00:00
AlphaMCAsmInfo.cpp Don't pass StringRef by reference. 2010-07-14 22:38:02 +00:00
AlphaMCAsmInfo.h Don't pass StringRef by reference. 2010-07-14 22:38:02 +00:00
AlphaRegisterInfo.cpp cleanup 2010-06-02 13:53:17 +00:00
AlphaRegisterInfo.h cleanup 2010-06-02 13:53:17 +00:00
AlphaRegisterInfo.td
AlphaRelocations.h
AlphaSchedule.td Make processor FUs unique for given itinerary. This extends the limit of 32 2010-04-18 20:31:01 +00:00
AlphaSelectionDAGInfo.cpp Implement a bunch more TargetSelectionDAGInfo infrastructure. 2010-05-11 17:31:57 +00:00
AlphaSelectionDAGInfo.h Implement a bunch more TargetSelectionDAGInfo infrastructure. 2010-05-11 17:31:57 +00:00
AlphaSubtarget.cpp
AlphaSubtarget.h
AlphaTargetMachine.cpp Implement a bunch more TargetSelectionDAGInfo infrastructure. 2010-05-11 17:31:57 +00:00
AlphaTargetMachine.h Implement a bunch more TargetSelectionDAGInfo infrastructure. 2010-05-11 17:31:57 +00:00
CMakeLists.txt Add skeleton target-specific SelectionDAGInfo files. 2010-04-16 23:04:22 +00:00
Makefile
README.txt

***

add gcc builtins for alpha instructions


***

custom expand byteswap into nifty 
extract/insert/mask byte/word/longword/quadword low/high
sequences

***

see if any of the extract/insert/mask operations can be added

***

match more interesting things for cmovlbc cmovlbs (move if low bit clear/set)

***

lower srem and urem

remq(i,j):  i - (j * divq(i,j)) if j != 0
remqu(i,j): i - (j * divqu(i,j)) if j != 0
reml(i,j):  i - (j * divl(i,j)) if j != 0
remlu(i,j): i - (j * divlu(i,j)) if j != 0

***

add crazy vector instructions (MVI):

(MIN|MAX)(U|S)(B8|W4) min and max, signed and unsigned, byte and word
PKWB, UNPKBW pack/unpack word to byte
PKLB UNPKBL pack/unpack long to byte
PERR pixel error (sum accross bytes of bytewise abs(i8v8 a - i8v8 b))

cmpbytes bytewise cmpeq of i8v8 a and i8v8 b (not part of MVI extentions)

this has some good examples for other operations that can be synthesised well 
from these rather meager vector ops (such as saturating add).
http://www.alphalinux.org/docs/MVI-full.html