mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-31 12:30:06 +00:00
b58f498f75
a virtual register to eliminate a frame index, it can return that register and the constant stored there to PEI to track. When scavenging to allocate for those registers, PEI then tracks the last-used register and value, and if it is still available and matches the value for the next index, reuses the existing value rather and removes the re-materialization instructions. Fancier tracking and adjustment of scavenger allocations to keep more values live for longer is possible, but not yet implemented and would likely be better done via a different, less special-purpose, approach to the problem. eliminateFrameIndex() is modified so the target implementations can return the registers they wish to be tracked for reuse. ARM Thumb1 implements and utilizes the new mechanism. All other targets are simply modified to adjust for the changed eliminateFrameIndex() prototype. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@83467 91177308-0d34-0410-b5e6-96231b3b80d8
70 lines
2.2 KiB
C++
70 lines
2.2 KiB
C++
//===- PIC16RegisterInfo.h - PIC16 Register Information Impl ----*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the PIC16 implementation of the TargetRegisterInfo class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef PIC16REGISTERINFO_H
|
|
#define PIC16REGISTERINFO_H
|
|
|
|
#include "PIC16GenRegisterInfo.h.inc"
|
|
#include "llvm/Target/TargetRegisterInfo.h"
|
|
|
|
namespace llvm {
|
|
|
|
// Forward Declarations.
|
|
class PIC16Subtarget;
|
|
class TargetInstrInfo;
|
|
|
|
class PIC16RegisterInfo : public PIC16GenRegisterInfo {
|
|
private:
|
|
const TargetInstrInfo &TII;
|
|
const PIC16Subtarget &ST;
|
|
|
|
public:
|
|
PIC16RegisterInfo(const TargetInstrInfo &tii,
|
|
const PIC16Subtarget &st);
|
|
|
|
|
|
//------------------------------------------------------
|
|
// Pure virtual functions from TargetRegisterInfo
|
|
//------------------------------------------------------
|
|
|
|
// PIC16 callee saved registers
|
|
virtual const unsigned*
|
|
getCalleeSavedRegs(const MachineFunction *MF = 0) const;
|
|
|
|
// PIC16 callee saved register classes
|
|
virtual const TargetRegisterClass* const *
|
|
getCalleeSavedRegClasses(const MachineFunction *MF) const;
|
|
|
|
virtual BitVector getReservedRegs(const MachineFunction &MF) const;
|
|
virtual bool hasFP(const MachineFunction &MF) const;
|
|
|
|
virtual unsigned eliminateFrameIndex(MachineBasicBlock::iterator MI,
|
|
int SPAdj, int *Value = NULL,
|
|
RegScavenger *RS=NULL) const;
|
|
|
|
void eliminateCallFramePseudoInstr(MachineFunction &MF,
|
|
MachineBasicBlock &MBB,
|
|
MachineBasicBlock::iterator I) const;
|
|
|
|
virtual void emitPrologue(MachineFunction &MF) const;
|
|
virtual void emitEpilogue(MachineFunction &MF, MachineBasicBlock &MBB) const;
|
|
virtual int getDwarfRegNum(unsigned RegNum, bool isEH) const;
|
|
virtual unsigned getFrameRegister(MachineFunction &MF) const;
|
|
virtual unsigned getRARegister() const;
|
|
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif
|