6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-09-15 11:57:30 +00:00
Code Issues Projects Releases Wiki Activity
b7110cf5b5
llvm-6502/test/MC/Disassembler
History
Chad Rosier 096c0a0331 [Mips Disassembler] Have the DecodeCCRRegisterClass function use the getReg 
function to lookup the proper tablegen'ed register enumeration.  Previously,
it was using the encoded value directly.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@185026 91177308-0d34-0410-b5e6-96231b3b80d8
2013-06-26 22:23:32 +00:00
..
AArch64
ARM ARM: operands should be explicit when disassembled 2013-06-26 13:39:07 +00:00
MBlaze
Mips [Mips Disassembler] Have the DecodeCCRRegisterClass function use the getReg 2013-06-26 22:23:32 +00:00
SystemZ [SystemZ] Immediate compare-and-branch support 2013-05-29 11:58:52 +00:00
X86 Update the X86 disassembler to use xacquire and xrelease when appropriate. 2013-06-20 22:32:18 +00:00
XCore