llvm-6502/test/CodeGen
Pirama Arumuga Nainar b7db5f28c5 [AArch64] Handle vec4, vec8, vec16 *itofp for half
Summary:
Set operation action for SINT_TO_FP and UINT_TO_FP nodes with v4i32,
v8i8, v8i16 inputs to allow promotion of v4f16 results.

Add tests for sitofp and uitofp for vec4, vec8, vec16, and i8, i16, i32,
and i64 vectors.  Only missing tests are for v16i8 and v16i16 as the
shift operations are too complicated to write a proper check sequence.

The conversions from v4i64 to v4f16 do not depend on this patch - v4i64
is split and the conversion gets handled while lowering v2i64.  I am
adding a test here for completeness.

Reviewers: aemerson, rengolin, ab, jmolloy, srhines

Subscribers: rengolin, aemerson, llvm-commits

Differential Revision: http://reviews.llvm.org/D9166

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@235609 91177308-0d34-0410-b5e6-96231b3b80d8
2015-04-23 17:16:27 +00:00
..
AArch64 [AArch64] Handle vec4, vec8, vec16 *itofp for half 2015-04-23 17:16:27 +00:00
ARM Re-commit r235560: Switch lowering: extract jump tables and bit tests before building binary tree (PR22262) 2015-04-23 16:45:24 +00:00
BPF [opaque pointer type] Add textual IR support for explicit type parameter to the call instruction 2015-04-16 23:24:18 +00:00
CPP [opaque pointer type] Add textual IR support for explicit type parameter to the call instruction 2015-04-16 23:24:18 +00:00
Generic Re-commit r235560: Switch lowering: extract jump tables and bit tests before building binary tree (PR22262) 2015-04-23 16:45:24 +00:00
Hexagon [Hexagon] Shrink-wrap stack frame (Hexagon-specific) 2015-04-23 16:05:39 +00:00
Inputs
Mips Fix correctness check for test_vec_fpextend_double 2015-04-22 18:04:12 +00:00
MSP430
NVPTX [opaque pointer type] Add textual IR support for explicit type parameter to the call instruction 2015-04-16 23:24:18 +00:00
PowerPC Re-commit r235560: Switch lowering: extract jump tables and bit tests before building binary tree (PR22262) 2015-04-23 16:45:24 +00:00
R600 R600: Fix always inline pass breaking noinline functions 2015-04-22 17:10:44 +00:00
SPARC [opaque pointer type] Add textual IR support for explicit type parameter to the call instruction 2015-04-16 23:24:18 +00:00
SystemZ Allow memory intrinsics to be tail calls 2015-04-13 17:16:45 +00:00
Thumb [opaque pointer type] Add textual IR support for explicit type parameter to the call instruction 2015-04-16 23:24:18 +00:00
Thumb2 [opaque pointer type] Add textual IR support for explicit type parameter to the call instruction 2015-04-16 23:24:18 +00:00
WinEH [WinEH] Don't skip landing pads that end with an unreachable instruction. 2015-04-23 00:20:44 +00:00
X86 Re-commit r235560: Switch lowering: extract jump tables and bit tests before building binary tree (PR22262) 2015-04-23 16:45:24 +00:00
XCore [opaque pointer type] Add textual IR support for explicit type parameter to the call instruction 2015-04-16 23:24:18 +00:00