mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-28 22:29:56 +00:00
Differential Revision: http://reviews.llvm.org/D3691 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@208974 91177308-0d34-0410-b5e6-96231b3b80d8
144 lines
6.1 KiB
C++
144 lines
6.1 KiB
C++
//===-- MipsMCCodeEmitter.h - Convert Mips Code to Machine Code -----------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file defines the MipsMCCodeEmitter class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
|
|
#ifndef MIPS_MC_CODE_EMITTER_H
|
|
#define MIPS_MC_CODE_EMITTER_H
|
|
|
|
#include "llvm/MC/MCCodeEmitter.h"
|
|
#include "llvm/Support/DataTypes.h"
|
|
|
|
using namespace llvm;
|
|
|
|
namespace llvm {
|
|
class MCContext;
|
|
class MCExpr;
|
|
class MCInst;
|
|
class MCInstrInfo;
|
|
class MCFixup;
|
|
class MCOperand;
|
|
class MCSubtargetInfo;
|
|
class raw_ostream;
|
|
|
|
class MipsMCCodeEmitter : public MCCodeEmitter {
|
|
MipsMCCodeEmitter(const MipsMCCodeEmitter &) LLVM_DELETED_FUNCTION;
|
|
void operator=(const MipsMCCodeEmitter &) LLVM_DELETED_FUNCTION;
|
|
const MCInstrInfo &MCII;
|
|
MCContext &Ctx;
|
|
bool IsLittleEndian;
|
|
|
|
bool isMicroMips(const MCSubtargetInfo &STI) const;
|
|
|
|
public:
|
|
MipsMCCodeEmitter(const MCInstrInfo &mcii, MCContext &Ctx_, bool IsLittle)
|
|
: MCII(mcii), Ctx(Ctx_), IsLittleEndian(IsLittle) {}
|
|
|
|
~MipsMCCodeEmitter() {}
|
|
|
|
void EmitByte(unsigned char C, raw_ostream &OS) const;
|
|
|
|
void EmitInstruction(uint64_t Val, unsigned Size, const MCSubtargetInfo &STI,
|
|
raw_ostream &OS) const;
|
|
|
|
void EncodeInstruction(const MCInst &MI, raw_ostream &OS,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI) const override;
|
|
|
|
// getBinaryCodeForInstr - TableGen'erated function for getting the
|
|
// binary encoding for an instruction.
|
|
uint64_t getBinaryCodeForInstr(const MCInst &MI,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI) const;
|
|
|
|
// getBranchJumpOpValue - Return binary encoding of the jump
|
|
// target operand. If the machine operand requires relocation,
|
|
// record the relocation and return zero.
|
|
unsigned getJumpTargetOpValue(const MCInst &MI, unsigned OpNo,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI) const;
|
|
|
|
// getBranchJumpOpValueMM - Return binary encoding of the microMIPS jump
|
|
// target operand. If the machine operand requires relocation,
|
|
// record the relocation and return zero.
|
|
unsigned getJumpTargetOpValueMM(const MCInst &MI, unsigned OpNo,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI) const;
|
|
|
|
// getBranchTargetOpValue - Return binary encoding of the branch
|
|
// target operand. If the machine operand requires relocation,
|
|
// record the relocation and return zero.
|
|
unsigned getBranchTargetOpValue(const MCInst &MI, unsigned OpNo,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI) const;
|
|
|
|
// getBranchTargetOpValue - Return binary encoding of the microMIPS branch
|
|
// target operand. If the machine operand requires relocation,
|
|
// record the relocation and return zero.
|
|
unsigned getBranchTargetOpValueMM(const MCInst &MI, unsigned OpNo,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI) const;
|
|
|
|
// getBranchTarget21OpValue - Return binary encoding of the branch
|
|
// offset operand. If the machine operand requires relocation,
|
|
// record the relocation and return zero.
|
|
unsigned getBranchTarget21OpValue(const MCInst &MI, unsigned OpNo,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI) const;
|
|
|
|
// getBranchTarget26OpValue - Return binary encoding of the branch
|
|
// offset operand. If the machine operand requires relocation,
|
|
// record the relocation and return zero.
|
|
unsigned getBranchTarget26OpValue(const MCInst &MI, unsigned OpNo,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI) const;
|
|
|
|
// getMachineOpValue - Return binary encoding of operand. If the machin
|
|
// operand requires relocation, record the relocation and return zero.
|
|
unsigned getMachineOpValue(const MCInst &MI, const MCOperand &MO,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI) const;
|
|
|
|
unsigned getMSAMemEncoding(const MCInst &MI, unsigned OpNo,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI) const;
|
|
|
|
unsigned getMemEncoding(const MCInst &MI, unsigned OpNo,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI) const;
|
|
unsigned getMemEncodingMMImm12(const MCInst &MI, unsigned OpNo,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI) const;
|
|
unsigned getSizeExtEncoding(const MCInst &MI, unsigned OpNo,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI) const;
|
|
unsigned getSizeInsEncoding(const MCInst &MI, unsigned OpNo,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI) const;
|
|
|
|
// getLSAImmEncoding - Return binary encoding of LSA immediate.
|
|
unsigned getLSAImmEncoding(const MCInst &MI, unsigned OpNo,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI) const;
|
|
|
|
unsigned getSimm19Lsl2Encoding(const MCInst &MI, unsigned OpNo,
|
|
SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI) const;
|
|
|
|
unsigned getExprOpValue(const MCExpr *Expr, SmallVectorImpl<MCFixup> &Fixups,
|
|
const MCSubtargetInfo &STI) const;
|
|
|
|
}; // class MipsMCCodeEmitter
|
|
} // namespace llvm.
|
|
|
|
#endif
|