mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-24 23:29:41 +00:00
a70f28ce7d
The MicroBlaze is a highly configurable 32-bit soft-microprocessor for use on Xilinx FPGAs. For more information see: http://www.xilinx.com/tools/microblaze.htm http://en.wikipedia.org/wiki/MicroBlaze The current LLVM MicroBlaze backend generates assembly which can be compiled using the an appropriate binutils assembler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@96969 91177308-0d34-0410-b5e6-96231b3b80d8
74 lines
1.7 KiB
LLVM
74 lines
1.7 KiB
LLVM
; Ensure that the select instruction is supported and is lowered to
|
|
; some sort of branch instruction.
|
|
;
|
|
; RUN: llc < %s -march=mblaze -mattr=+mul,+fpu,+barrel | FileCheck %s
|
|
|
|
declare i32 @printf(i8*, ...)
|
|
@MSG = internal constant [13 x i8] c"Message: %d\0A\00"
|
|
|
|
@BLKS = private constant [5 x i8*]
|
|
[ i8* blockaddress(@brind, %L1),
|
|
i8* blockaddress(@brind, %L2),
|
|
i8* blockaddress(@brind, %L3),
|
|
i8* blockaddress(@brind, %L4),
|
|
i8* blockaddress(@brind, %L5) ]
|
|
|
|
define i32 @brind(i32 %a, i32 %b)
|
|
{
|
|
; CHECK: brind:
|
|
entry:
|
|
br label %loop
|
|
|
|
loop:
|
|
%tmp.0 = phi i32 [ 0, %entry ], [ %tmp.8, %finish ]
|
|
%dst.0 = getelementptr [5 x i8*]* @BLKS, i32 0, i32 %tmp.0
|
|
%dst.1 = load i8** %dst.0
|
|
indirectbr i8* %dst.1, [ label %L1,
|
|
label %L2,
|
|
label %L3,
|
|
label %L4,
|
|
label %L5 ]
|
|
; CHECK: br {{r[0-9]*}}
|
|
|
|
L1:
|
|
%tmp.1 = add i32 %a, %b
|
|
br label %finish
|
|
; CHECK: br
|
|
|
|
L2:
|
|
%tmp.2 = sub i32 %a, %b
|
|
br label %finish
|
|
; CHECK: br
|
|
|
|
L3:
|
|
%tmp.3 = mul i32 %a, %b
|
|
br label %finish
|
|
; CHECK: br
|
|
|
|
L4:
|
|
%tmp.4 = sdiv i32 %a, %b
|
|
br label %finish
|
|
; CHECK: br
|
|
|
|
L5:
|
|
%tmp.5 = srem i32 %a, %b
|
|
br label %finish
|
|
; CHECK: br
|
|
|
|
finish:
|
|
%tmp.6 = phi i32 [ %tmp.1, %L1 ],
|
|
[ %tmp.2, %L2 ],
|
|
[ %tmp.3, %L3 ],
|
|
[ %tmp.4, %L4 ],
|
|
[ %tmp.5, %L5 ]
|
|
|
|
call i32 (i8*,...)* @printf( i8* getelementptr([13 x i8]* @MSG,i32 0,i32 0),
|
|
i32 %tmp.6)
|
|
|
|
%tmp.7 = add i32 %tmp.0, 1
|
|
%tmp.8 = urem i32 %tmp.7, 5
|
|
|
|
br label %loop
|
|
; CHECK: br
|
|
}
|