mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-24 23:29:41 +00:00
826cbac2a0
cl = EXTRACT_SUBREG reg1024, 1, is overly conservative. It should check for overlaps of vr's live interval with the super registers of the physical register (ECX in this case) and let JoinIntervals() handle checking the coalescing feasibility against the physical register (cl in this case). git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@98251 91177308-0d34-0410-b5e6-96231b3b80d8
36 lines
1.6 KiB
LLVM
36 lines
1.6 KiB
LLVM
; RUN: llc < %s -mtriple=i386-apple-darwin | FileCheck %s
|
|
; rdar://5571034
|
|
|
|
define void @foo(i32* nocapture %quadrant, i32* nocapture %ptr, i32 %bbSize, i32 %bbStart, i32 %shifts) nounwind ssp {
|
|
; CHECK: foo:
|
|
entry:
|
|
%j.03 = add i32 %bbSize, -1 ; <i32> [#uses=2]
|
|
%0 = icmp sgt i32 %j.03, -1 ; <i1> [#uses=1]
|
|
br i1 %0, label %bb.nph, label %return
|
|
|
|
bb.nph: ; preds = %entry
|
|
%tmp9 = add i32 %bbStart, %bbSize ; <i32> [#uses=1]
|
|
%tmp10 = add i32 %tmp9, -1 ; <i32> [#uses=1]
|
|
br label %bb
|
|
|
|
bb: ; preds = %bb, %bb.nph
|
|
; CHECK: %bb
|
|
; CHECK-NOT: movb {{.*}}l, %cl
|
|
; CHECK: sarl %cl
|
|
%indvar = phi i32 [ 0, %bb.nph ], [ %indvar.next, %bb ] ; <i32> [#uses=3]
|
|
%j.06 = sub i32 %j.03, %indvar ; <i32> [#uses=1]
|
|
%tmp11 = sub i32 %tmp10, %indvar ; <i32> [#uses=1]
|
|
%scevgep = getelementptr i32* %ptr, i32 %tmp11 ; <i32*> [#uses=1]
|
|
%1 = load i32* %scevgep, align 4 ; <i32> [#uses=1]
|
|
%2 = ashr i32 %j.06, %shifts ; <i32> [#uses=1]
|
|
%3 = and i32 %2, 65535 ; <i32> [#uses=1]
|
|
%4 = getelementptr inbounds i32* %quadrant, i32 %1 ; <i32*> [#uses=1]
|
|
store i32 %3, i32* %4, align 4
|
|
%indvar.next = add i32 %indvar, 1 ; <i32> [#uses=2]
|
|
%exitcond = icmp eq i32 %indvar.next, %bbSize ; <i1> [#uses=1]
|
|
br i1 %exitcond, label %return, label %bb
|
|
|
|
return: ; preds = %bb, %entry
|
|
ret void
|
|
}
|