mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-15 07:34:33 +00:00
a347f85dbe
target machine from those that are only needed by codegen. The goal is to sink the essential target description into MC layer so we can start building MC based tools without needing to link in the entire codegen. First step is to refactor TargetRegisterInfo. This patch added a base class MCRegisterInfo which TargetRegisterInfo is derived from. Changed TableGen to separate register description from the rest of the stuff. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@133782 91177308-0d34-0410-b5e6-96231b3b80d8
30 lines
895 B
CMake
30 lines
895 B
CMake
set(LLVM_TARGET_DEFINITIONS Alpha.td)
|
|
|
|
tablegen(AlphaGenRegisterNames.inc -gen-register-enums)
|
|
tablegen(AlphaGenRegisterDesc.inc -gen-register-desc)
|
|
tablegen(AlphaGenRegisterInfo.h.inc -gen-register-info-header)
|
|
tablegen(AlphaGenRegisterInfo.inc -gen-register-info)
|
|
tablegen(AlphaGenInstrNames.inc -gen-instr-enums)
|
|
tablegen(AlphaGenInstrInfo.inc -gen-instr-desc)
|
|
tablegen(AlphaGenAsmWriter.inc -gen-asm-writer)
|
|
tablegen(AlphaGenDAGISel.inc -gen-dag-isel)
|
|
tablegen(AlphaGenCallingConv.inc -gen-callingconv)
|
|
tablegen(AlphaGenSubtarget.inc -gen-subtarget)
|
|
|
|
add_llvm_target(AlphaCodeGen
|
|
AlphaAsmPrinter.cpp
|
|
AlphaBranchSelector.cpp
|
|
AlphaInstrInfo.cpp
|
|
AlphaISelDAGToDAG.cpp
|
|
AlphaISelLowering.cpp
|
|
AlphaFrameLowering.cpp
|
|
AlphaLLRP.cpp
|
|
AlphaMCAsmInfo.cpp
|
|
AlphaRegisterInfo.cpp
|
|
AlphaSubtarget.cpp
|
|
AlphaTargetMachine.cpp
|
|
AlphaSelectionDAGInfo.cpp
|
|
)
|
|
|
|
add_subdirectory(TargetInfo)
|