mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-27 13:30:05 +00:00
a347f85dbe
target machine from those that are only needed by codegen. The goal is to sink the essential target description into MC layer so we can start building MC based tools without needing to link in the entire codegen. First step is to refactor TargetRegisterInfo. This patch added a base class MCRegisterInfo which TargetRegisterInfo is derived from. Changed TableGen to separate register description from the rest of the stuff. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@133782 91177308-0d34-0410-b5e6-96231b3b80d8
27 lines
956 B
Makefile
27 lines
956 B
Makefile
##===- lib/Target/X86/Makefile -----------------------------*- Makefile -*-===##
|
|
#
|
|
# The LLVM Compiler Infrastructure
|
|
#
|
|
# This file is distributed under the University of Illinois Open Source
|
|
# License. See LICENSE.TXT for details.
|
|
#
|
|
##===----------------------------------------------------------------------===##
|
|
|
|
LEVEL = ../../..
|
|
LIBRARYNAME = LLVMX86CodeGen
|
|
TARGET = X86
|
|
|
|
# Make sure that tblgen is run, first thing.
|
|
BUILT_SOURCES = X86GenRegisterNames.inc X86GenRegisterDesc.inc \
|
|
X86GenRegisterInfo.h.inc X86GenRegisterInfo.inc \
|
|
X86GenInstrNames.inc X86GenInstrInfo.inc \
|
|
X86GenAsmWriter.inc X86GenAsmMatcher.inc \
|
|
X86GenAsmWriter1.inc X86GenDAGISel.inc \
|
|
X86GenDisassemblerTables.inc X86GenFastISel.inc \
|
|
X86GenCallingConv.inc X86GenSubtarget.inc \
|
|
X86GenEDInfo.inc
|
|
|
|
DIRS = InstPrinter AsmParser Disassembler TargetInfo TargetDesc Utils
|
|
|
|
include $(LEVEL)/Makefile.common
|