llvm-6502/lib/Target/R600
Tom Stellard bac89f3dd2 R600/SI: Insert s_waitcnt before s_barrier instructions.
This ensures that all memory operations are complete when all threads
reach the barrier.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@225290 91177308-0d34-0410-b5e6-96231b3b80d8
2015-01-06 19:52:07 +00:00
..
AsmParser R600/SI: Add a stub GCNTargetMachine 2015-01-06 18:00:21 +00:00
InstPrinter R600/SI: Fix f64 inline immediates 2014-12-17 21:04:08 +00:00
MCTargetDesc R600/SI: Add a stub GCNTargetMachine 2015-01-06 18:00:21 +00:00
TargetInfo R600/SI: Add a stub GCNTargetMachine 2015-01-06 18:00:21 +00:00
AMDGPU.h R600/SI: Add a stub GCNTargetMachine 2015-01-06 18:00:21 +00:00
AMDGPU.td
AMDGPUAlwaysInlinePass.cpp
AMDGPUAsmPrinter.cpp R600/SI: Add a stub GCNTargetMachine 2015-01-06 18:00:21 +00:00
AMDGPUAsmPrinter.h
AMDGPUCallingConv.td
AMDGPUFrameLowering.cpp
AMDGPUFrameLowering.h
AMDGPUInstrInfo.cpp
AMDGPUInstrInfo.h
AMDGPUInstrInfo.td R600/SI: fmin/fmax_legacy are not associative 2014-12-12 02:30:33 +00:00
AMDGPUInstructions.td R600/SI: Make more unordered comparisons legal 2014-12-11 22:15:39 +00:00
AMDGPUIntrinsicInfo.cpp
AMDGPUIntrinsicInfo.h
AMDGPUIntrinsics.td
AMDGPUISelDAGToDAG.cpp
AMDGPUISelLowering.cpp R600: Remove outdated comment 2014-12-19 23:29:13 +00:00
AMDGPUISelLowering.h R600: Fix min/max matching problems with unordered compares 2014-12-12 02:30:37 +00:00
AMDGPUMachineFunction.cpp
AMDGPUMachineFunction.h
AMDGPUMCInstLower.cpp R600/SI: Fix f64 inline immediates 2014-12-17 21:04:08 +00:00
AMDGPUMCInstLower.h
AMDGPUPromoteAlloca.cpp
AMDGPURegisterInfo.cpp
AMDGPURegisterInfo.h
AMDGPURegisterInfo.td
AMDGPUSubtarget.cpp
AMDGPUSubtarget.h
AMDGPUTargetMachine.cpp R600/SI: Add a stub GCNTargetMachine 2015-01-06 18:00:21 +00:00
AMDGPUTargetMachine.h R600/SI: Add a stub GCNTargetMachine 2015-01-06 18:00:21 +00:00
AMDGPUTargetTransformInfo.cpp
AMDILCFGStructurizer.cpp
AMDKernelCodeT.h
CaymanInstructions.td
CIInstructions.td
CMakeLists.txt
EvergreenInstructions.td
LLVMBuild.txt
Makefile
Processors.td
R600ClauseMergePass.cpp
R600ControlFlowFinalizer.cpp
R600Defines.h
R600EmitClauseMarkers.cpp
R600ExpandSpecialInstrs.cpp
R600InstrFormats.td
R600InstrInfo.cpp
R600InstrInfo.h
R600Instructions.td R600/SI: Use unordered not equal instructions 2014-12-11 22:15:35 +00:00
R600Intrinsics.td
R600ISelLowering.cpp R600: Fix min/max matching problems with unordered compares 2014-12-12 02:30:37 +00:00
R600ISelLowering.h
R600MachineFunctionInfo.cpp
R600MachineFunctionInfo.h
R600MachineScheduler.cpp
R600MachineScheduler.h
R600OptimizeVectorRegisters.cpp
R600Packetizer.cpp
R600RegisterInfo.cpp
R600RegisterInfo.h
R600RegisterInfo.td
R600Schedule.td
R600TextureIntrinsicsReplacer.cpp
R700Instructions.td
SIAnnotateControlFlow.cpp
SIDefines.h
SIFixSGPRCopies.cpp
SIFixSGPRLiveRanges.cpp
SIFoldOperands.cpp
SIInsertWaits.cpp R600/SI: Insert s_waitcnt before s_barrier instructions. 2015-01-06 19:52:07 +00:00
SIInstrFormats.td
SIInstrInfo.cpp R600/SI: isLegalOperand() shouldn't check constant bus for SALU instructions 2014-12-19 22:15:37 +00:00
SIInstrInfo.h R600/SI: Set 20-bit immediate byte offset for SMRD on VI 2014-12-07 17:17:38 +00:00
SIInstrInfo.td R600/SI: Make sure non-inline constants aren't folded into mubuf soffset operand 2014-12-19 22:15:30 +00:00
SIInstructions.td R600/SI: Fix f64 inline immediates 2014-12-17 21:04:08 +00:00
SIIntrinsics.td
SIISelLowering.cpp Enable (sext x) == C --> x == (trunc C) combine 2014-12-21 16:48:42 +00:00
SIISelLowering.h
SILoadStoreOptimizer.cpp
SILowerControlFlow.cpp
SILowerI1Copies.cpp
SIMachineFunctionInfo.cpp
SIMachineFunctionInfo.h
SIRegisterInfo.cpp R600/SI: Make sure non-inline constants aren't folded into mubuf soffset operand 2014-12-19 22:15:30 +00:00
SIRegisterInfo.h
SIRegisterInfo.td R600/SI: Make sure non-inline constants aren't folded into mubuf soffset operand 2014-12-19 22:15:30 +00:00
SISchedule.td
SIShrinkInstructions.cpp R600/SI: Move continue after checking s_mov_b32. 2014-12-08 19:55:43 +00:00
SITypeRewriter.cpp
VIInstrFormats.td
VIInstructions.td R600/SI: Set 20-bit immediate byte offset for SMRD on VI 2014-12-07 17:17:38 +00:00