mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 20:29:48 +00:00
d8149c1bef
parameters if SM >= 2.0 - Update test cases to be more robust against register allocation changes - Bump up the number of registers to 128 per type - Include Python script to re-generate register file with any number of registers git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@133736 91177308-0d34-0410-b5e6-96231b3b80d8
72 lines
1.6 KiB
LLVM
72 lines
1.6 KiB
LLVM
; RUN: llc < %s -march=ptx32 | FileCheck %s
|
|
|
|
define ptx_device i16 @t1_u16(i16 %x, i16 %y) {
|
|
; CHECK: sub.u16 rh{{[0-9]+}}, rh{{[0-9]+}}, rh{{[0-9]+}};
|
|
; CHECK-NEXT: ret;
|
|
%z = sub i16 %x, %y
|
|
ret i16 %z
|
|
}
|
|
|
|
define ptx_device i32 @t1_u32(i32 %x, i32 %y) {
|
|
; CHECK: sub.u32 r{{[0-9]+}}, r{{[0-9]+}}, r{{[0-9]+}};
|
|
; CHECK-NEXT: ret;
|
|
%z = sub i32 %x, %y
|
|
ret i32 %z
|
|
}
|
|
|
|
define ptx_device i64 @t1_u64(i64 %x, i64 %y) {
|
|
; CHECK: sub.u64 rd{{[0-9]+}}, rd{{[0-9]+}}, rd{{[0-9]+}};
|
|
; CHECK-NEXT: ret;
|
|
%z = sub i64 %x, %y
|
|
ret i64 %z
|
|
}
|
|
|
|
define ptx_device float @t1_f32(float %x, float %y) {
|
|
; CHECK: sub.rn.f32 r{{[0-9]+}}, r{{[0-9]+}}, r{{[0-9]+}}
|
|
; CHECK-NEXT: ret;
|
|
%z = fsub float %x, %y
|
|
ret float %z
|
|
}
|
|
|
|
define ptx_device double @t1_f64(double %x, double %y) {
|
|
; CHECK: sub.rn.f64 rd{{[0-9]+}}, rd{{[0-9]+}}, rd{{[0-9]+}}
|
|
; CHECK-NEXT: ret;
|
|
%z = fsub double %x, %y
|
|
ret double %z
|
|
}
|
|
|
|
define ptx_device i16 @t2_u16(i16 %x) {
|
|
; CHECK: add.u16 rh{{[0-9]+}}, rh{{[0-9]+}}, -1;
|
|
; CHECK-NEXT: ret;
|
|
%z = sub i16 %x, 1
|
|
ret i16 %z
|
|
}
|
|
|
|
define ptx_device i32 @t2_u32(i32 %x) {
|
|
; CHECK: add.u32 r{{[0-9]+}}, r{{[0-9]+}}, -1;
|
|
; CHECK-NEXT: ret;
|
|
%z = sub i32 %x, 1
|
|
ret i32 %z
|
|
}
|
|
|
|
define ptx_device i64 @t2_u64(i64 %x) {
|
|
; CHECK: add.u64 rd{{[0-9]+}}, rd{{[0-9]+}}, -1;
|
|
; CHECK-NEXT: ret;
|
|
%z = sub i64 %x, 1
|
|
ret i64 %z
|
|
}
|
|
|
|
define ptx_device float @t2_f32(float %x) {
|
|
; CHECK: add.rn.f32 r{{[0-9]+}}, r{{[0-9]+}}, 0FBF800000;
|
|
; CHECK-NEXT: ret;
|
|
%z = fsub float %x, 1.0
|
|
ret float %z
|
|
}
|
|
|
|
define ptx_device double @t2_f64(double %x) {
|
|
; CHECK: add.rn.f64 rd{{[0-9]+}}, rd{{[0-9]+}}, 0DBFF0000000000000;
|
|
; CHECK-NEXT: ret;
|
|
%z = fsub double %x, 1.0
|
|
ret double %z
|
|
}
|