mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-16 11:30:51 +00:00
7c9c6ed761
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
107 lines
2.5 KiB
LLVM
107 lines
2.5 KiB
LLVM
; RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=corei7-avx -mattr=+avx | FileCheck %s
|
|
|
|
; CHECK: vcvtdq2ps %ymm
|
|
define <8 x float> @sitofp00(<8 x i32> %a) nounwind {
|
|
%b = sitofp <8 x i32> %a to <8 x float>
|
|
ret <8 x float> %b
|
|
}
|
|
|
|
; CHECK: vcvttps2dq %ymm
|
|
define <8 x i32> @fptosi00(<8 x float> %a) nounwind {
|
|
%b = fptosi <8 x float> %a to <8 x i32>
|
|
ret <8 x i32> %b
|
|
}
|
|
|
|
; CHECK: vcvtdq2pd %xmm
|
|
define <4 x double> @sitofp01(<4 x i32> %a) {
|
|
%b = sitofp <4 x i32> %a to <4 x double>
|
|
ret <4 x double> %b
|
|
}
|
|
|
|
; CHECK: vcvtdq2ps %ymm
|
|
define <8 x float> @sitofp02(<8 x i16> %a) {
|
|
%b = sitofp <8 x i16> %a to <8 x float>
|
|
ret <8 x float> %b
|
|
}
|
|
|
|
; CHECK: vcvttpd2dqy %ymm
|
|
define <4 x i32> @fptosi01(<4 x double> %a) {
|
|
%b = fptosi <4 x double> %a to <4 x i32>
|
|
ret <4 x i32> %b
|
|
}
|
|
|
|
; CHECK: vcvtpd2psy %ymm
|
|
; CHECK-NEXT: vcvtpd2psy %ymm
|
|
; CHECK-NEXT: vinsertf128 $1
|
|
define <8 x float> @fptrunc00(<8 x double> %b) nounwind {
|
|
%a = fptrunc <8 x double> %b to <8 x float>
|
|
ret <8 x float> %a
|
|
}
|
|
|
|
; CHECK: vcvtps2pd %xmm
|
|
define <4 x double> @fpext00(<4 x float> %b) nounwind {
|
|
%a = fpext <4 x float> %b to <4 x double>
|
|
ret <4 x double> %a
|
|
}
|
|
|
|
; CHECK: vcvtsi2sdq (%
|
|
define double @funcA(i64* nocapture %e) nounwind uwtable readonly ssp {
|
|
entry:
|
|
%tmp1 = load i64, i64* %e, align 8
|
|
%conv = sitofp i64 %tmp1 to double
|
|
ret double %conv
|
|
}
|
|
|
|
; CHECK: vcvtsi2sdl (%
|
|
define double @funcB(i32* nocapture %e) nounwind uwtable readonly ssp {
|
|
entry:
|
|
%tmp1 = load i32, i32* %e, align 4
|
|
%conv = sitofp i32 %tmp1 to double
|
|
ret double %conv
|
|
}
|
|
|
|
; CHECK: vcvtsi2ssl (%
|
|
define float @funcC(i32* nocapture %e) nounwind uwtable readonly ssp {
|
|
entry:
|
|
%tmp1 = load i32, i32* %e, align 4
|
|
%conv = sitofp i32 %tmp1 to float
|
|
ret float %conv
|
|
}
|
|
|
|
; CHECK: vcvtsi2ssq (%
|
|
define float @funcD(i64* nocapture %e) nounwind uwtable readonly ssp {
|
|
entry:
|
|
%tmp1 = load i64, i64* %e, align 8
|
|
%conv = sitofp i64 %tmp1 to float
|
|
ret float %conv
|
|
}
|
|
|
|
; CHECK: vcvtss2sd
|
|
define void @fpext() nounwind uwtable {
|
|
entry:
|
|
%f = alloca float, align 4
|
|
%d = alloca double, align 8
|
|
%tmp = load float, float* %f, align 4
|
|
%conv = fpext float %tmp to double
|
|
store double %conv, double* %d, align 8
|
|
ret void
|
|
}
|
|
|
|
define double @nearbyint_f64(double %a) {
|
|
; CHECK-LABEL: nearbyint_f64
|
|
; CHECK: vroundsd $12
|
|
%res = call double @llvm.nearbyint.f64(double %a)
|
|
ret double %res
|
|
}
|
|
declare double @llvm.nearbyint.f64(double %p)
|
|
|
|
define float @floor_f32(float %a) {
|
|
; CHECK-LABEL: floor_f32
|
|
; CHECK: vroundss $1
|
|
%res = call float @llvm.floor.f32(float %a)
|
|
ret float %res
|
|
}
|
|
declare float @llvm.floor.f32(float %p)
|
|
|
|
|