mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-24 06:30:19 +00:00
11729224bf
This is a preliminary patch for fast instruction selection on PowerPC. Code generation can differ between DAG isel and fast isel. Existing tests that specify -O0 were written to expect DAG isel. Make this explicit by adding -fast-isel=false to the tests. In some cases specifying -fast-isel=false produces different code even when there isn't a fast instruction selector specified. This is because TM.Options.EnableFastISel = 1 at -O0 whether or not a FastISel object exists. Thus disabling fast isel can actually produce less conservative code. Because of this, some of the expected code generation in the -O0 tests needs to be adjusted. In particular, handling of function arguments is less conservative with -fast-isel=false (see isOnlyUsedInEntryBlock() in SelectionDAGBuilder.cpp). This results in fewer stack accesses and, in some cases, reduced stack size as uselessly loaded values are no longer stored back to spill locations in the stack. No functional change with this patch; test case adjustments only. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@183939 91177308-0d34-0410-b5e6-96231b3b80d8
28 lines
1.1 KiB
LLVM
28 lines
1.1 KiB
LLVM
; RUN: llc -mcpu=pwr7 -O0 -code-model=medium -fast-isel=false <%s | FileCheck -check-prefix=MEDIUM %s
|
|
; RUN: llc -mcpu=pwr7 -O0 -code-model=large -fast-isel=false <%s | FileCheck -check-prefix=LARGE %s
|
|
|
|
; Test correct code generation for medium and large code model
|
|
; for loading a value from the constant pool (TOC-relative).
|
|
|
|
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
|
|
target triple = "powerpc64-unknown-linux-gnu"
|
|
|
|
define double @test_double_const() nounwind {
|
|
entry:
|
|
ret double 0x3F4FD4920B498CF0
|
|
}
|
|
|
|
; MEDIUM: [[VAR:[a-z0-9A-Z_.]+]]:
|
|
; MEDIUM: .quad 4562098671269285104
|
|
; MEDIUM: test_double_const:
|
|
; MEDIUM: addis [[REG1:[0-9]+]], 2, [[VAR]]@toc@ha
|
|
; MEDIUM: addi [[REG2:[0-9]+]], [[REG1]], [[VAR]]@toc@l
|
|
; MEDIUM: lfd {{[0-9]+}}, 0([[REG2]])
|
|
|
|
; LARGE: [[VAR:[a-z0-9A-Z_.]+]]:
|
|
; LARGE: .quad 4562098671269285104
|
|
; LARGE: test_double_const:
|
|
; LARGE: addis [[REG1:[0-9]+]], 2, [[VAR]]@toc@ha
|
|
; LARGE: ld [[REG2:[0-9]+]], [[VAR]]@toc@l([[REG1]])
|
|
; LARGE: lfd {{[0-9]+}}, 0([[REG2]])
|