mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-09 10:05:41 +00:00
101025c33d
Patch by Bill Seurer; committed on his behalf. These test cases generate slightly different code sequences when VSX is activated and thus fail. The update turns off VSX explicitly for the existing checks and then adds a second set of checks for most of them that test the VSX instruction output. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@220019 91177308-0d34-0410-b5e6-96231b3b80d8
26 lines
823 B
LLVM
26 lines
823 B
LLVM
; RUN: llc -mattr=-vsx -mattr=+altivec < %s | FileCheck %s
|
|
; RUN: llc -mattr=+vsx -mattr=+altivec < %s | FileCheck -check-prefix=CHECK-VSX %s
|
|
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v128:128:128-n32:64"
|
|
target triple = "powerpc64-unknown-linux-gnu"
|
|
|
|
define i32 @test(<16 x i8> %v) nounwind {
|
|
entry:
|
|
%0 = bitcast <16 x i8> %v to i128
|
|
%1 = lshr i128 %0, 96
|
|
%2 = trunc i128 %1 to i32
|
|
ret i32 %2
|
|
}
|
|
|
|
; Verify that bitcast handles big-endian platforms correctly
|
|
; by checking we load the result from the correct offset
|
|
|
|
; CHECK: addi [[REGISTER:[0-9]+]], 1, -16
|
|
; CHECK: stvx 2, 0, [[REGISTER]]
|
|
; CHECK: lwz 3, -16(1)
|
|
; CHECK: blr
|
|
|
|
; CHECK-VSX: addi [[REGISTER:[0-9]+]], 1, -16
|
|
; CHECK-VSX: stxvd2x 34, 0, [[REGISTER]]
|
|
; CHECK-VSX: lwz 3, -16(1)
|
|
; CHECK-VSX: blr
|