mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-05 01:30:18 +00:00
LiveIntervals due to the two-addr pass generating bogus MI code. The crux of the issue was a loop nesting problem. The intent of the code which attempts to transform instructions before converting them to two-addr form is to defer and reprocess any transformed instructions as the second processing is likely to have more opportunities to coalesce copies, etc. Unfortunately, there was one section of processing that was not deferred -- the INSERT_SUBREG rewriting. Due to quirks of how this rewriting proceeded, not only did it occur early, it removed the bits of information needed for the deferred processing to correctly generate the necessary two address form (specifically inserting a copy), but didn't trigger any immediate assertions and produced what appeared to be already valid two-address from code. Thus, the assertion only fired much later in the pipeline. The fix is to hoist the transformation logic up layer to where it can more firmly defer all further processing, and to teach the normal processing to handle an edge case previously handled as part of the transformation logic. This edge case (already matched tied register operands) needs to *not* defer any steps. As has been brought up repeatedly in the process: wow does this code need refactoring. I *may* squeeze in some time to at least bring sanity to this loop... but wow... =] Thanks to Jakob for helpful hints on the way here, and the review. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@160443 91177308-0d34-0410-b5e6-96231b3b80d8
22 lines
634 B
LLVM
22 lines
634 B
LLVM
; Tests for the two-address instruction pass.
|
|
; RUN: llc -march=arm -mcpu=cortex-a9 < %s | FileCheck %s
|
|
|
|
define void @PR13378() nounwind {
|
|
; This was orriginally a crasher trying to schedule the instructions.
|
|
; CHECK: PR13378:
|
|
; CHECK: vldmia
|
|
; CHECK-NEXT: vmov.f32
|
|
; CHECK-NEXT: vstmia
|
|
; CHECK-NEXT: vstmia
|
|
; CHECK-NEXT: vmov.f32
|
|
; CHECK-NEXT: vstmia
|
|
|
|
entry:
|
|
%0 = load <4 x float>* undef
|
|
store <4 x float> zeroinitializer, <4 x float>* undef
|
|
store <4 x float> %0, <4 x float>* undef
|
|
%1 = insertelement <4 x float> %0, float 1.000000e+00, i32 3
|
|
store <4 x float> %1, <4 x float>* undef
|
|
unreachable
|
|
}
|