mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-26 23:29:22 +00:00
1f996fa36b
This is equivalent to the AMDGPUTargetMachine now, but it is the starting point for separating R600 and GCN functionality into separate targets. It is recommened that users start using the gcn triple for GCN-based GPUs, because using the r600 triple for these GPUs will be deprecated in the future. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@225277 91177308-0d34-0410-b5e6-96231b3b80d8
27 lines
781 B
LLVM
27 lines
781 B
LLVM
; RUN: llc -march=amdgcn -mcpu=SI -mattr=-promote-alloca -verify-machineinstrs < %s
|
|
|
|
; Test that CopyToReg instructions don't have non-register operands prior
|
|
; to being emitted.
|
|
|
|
; Make sure this doesn't crash
|
|
; CHECK-LABEL: {{^}}copy_to_reg_frameindex:
|
|
define void @copy_to_reg_frameindex(i32 addrspace(1)* %out, i32 %a, i32 %b, i32 %c) {
|
|
entry:
|
|
%alloca = alloca [16 x i32]
|
|
br label %loop
|
|
|
|
loop:
|
|
%inc = phi i32 [0, %entry], [%inc.i, %loop]
|
|
%ptr = getelementptr [16 x i32]* %alloca, i32 0, i32 %inc
|
|
store i32 %inc, i32* %ptr
|
|
%inc.i = add i32 %inc, 1
|
|
%cnd = icmp uge i32 %inc.i, 16
|
|
br i1 %cnd, label %done, label %loop
|
|
|
|
done:
|
|
%tmp0 = getelementptr [16 x i32]* %alloca, i32 0, i32 0
|
|
%tmp1 = load i32* %tmp0
|
|
store i32 %tmp1, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|