mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-28 04:29:44 +00:00
b6ac11cd03
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@191423 91177308-0d34-0410-b5e6-96231b3b80d8
103 lines
4.0 KiB
C++
103 lines
4.0 KiB
C++
//==-- llvm/Target/TargetSubtargetInfo.h - Target Information ----*- C++ -*-==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file describes the subtarget options of a Target machine.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_TARGET_TARGETSUBTARGETINFO_H
|
|
#define LLVM_TARGET_TARGETSUBTARGETINFO_H
|
|
|
|
#include "llvm/MC/MCSubtargetInfo.h"
|
|
#include "llvm/Support/CodeGen.h"
|
|
|
|
namespace llvm {
|
|
|
|
class MachineFunction;
|
|
class MachineInstr;
|
|
class SDep;
|
|
class SUnit;
|
|
class TargetRegisterClass;
|
|
class TargetSchedModel;
|
|
struct MachineSchedPolicy;
|
|
template <typename T> class SmallVectorImpl;
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
///
|
|
/// TargetSubtargetInfo - Generic base class for all target subtargets. All
|
|
/// Target-specific options that control code generation and printing should
|
|
/// be exposed through a TargetSubtargetInfo-derived class.
|
|
///
|
|
class TargetSubtargetInfo : public MCSubtargetInfo {
|
|
TargetSubtargetInfo(const TargetSubtargetInfo&) LLVM_DELETED_FUNCTION;
|
|
void operator=(const TargetSubtargetInfo&) LLVM_DELETED_FUNCTION;
|
|
protected: // Can only create subclasses...
|
|
TargetSubtargetInfo();
|
|
public:
|
|
// AntiDepBreakMode - Type of anti-dependence breaking that should
|
|
// be performed before post-RA scheduling.
|
|
typedef enum { ANTIDEP_NONE, ANTIDEP_CRITICAL, ANTIDEP_ALL } AntiDepBreakMode;
|
|
typedef SmallVectorImpl<const TargetRegisterClass*> RegClassVector;
|
|
|
|
virtual ~TargetSubtargetInfo();
|
|
|
|
/// Resolve a SchedClass at runtime, where SchedClass identifies an
|
|
/// MCSchedClassDesc with the isVariant property. This may return the ID of
|
|
/// another variant SchedClass, but repeated invocation must quickly terminate
|
|
/// in a nonvariant SchedClass.
|
|
virtual unsigned resolveSchedClass(unsigned SchedClass, const MachineInstr *MI,
|
|
const TargetSchedModel* SchedModel) const {
|
|
return 0;
|
|
}
|
|
|
|
/// \brief Temporary API to test migration to MI scheduler.
|
|
bool useMachineScheduler() const;
|
|
|
|
/// \brief True if the subtarget should run MachineScheduler after aggressive
|
|
/// coalescing.
|
|
///
|
|
/// This currently replaces the SelectionDAG scheduler with the "source" order
|
|
/// scheduler. It does not yet disable the postRA scheduler.
|
|
virtual bool enableMachineScheduler() const;
|
|
|
|
/// \brief Override generic scheduling policy within a region.
|
|
///
|
|
/// This is a convenient way for targets that don't provide any custom
|
|
/// scheduling heuristics (no custom MachineSchedStrategy) to make
|
|
/// changes to the generic scheduling policy.
|
|
virtual void overrideSchedPolicy(MachineSchedPolicy &Policy,
|
|
MachineInstr *begin,
|
|
MachineInstr *end,
|
|
unsigned NumRegionInstrs) const {}
|
|
|
|
// enablePostRAScheduler - If the target can benefit from post-regalloc
|
|
// scheduling and the specified optimization level meets the requirement
|
|
// return true to enable post-register-allocation scheduling. In
|
|
// CriticalPathRCs return any register classes that should only be broken
|
|
// if on the critical path.
|
|
virtual bool enablePostRAScheduler(CodeGenOpt::Level OptLevel,
|
|
AntiDepBreakMode& Mode,
|
|
RegClassVector& CriticalPathRCs) const;
|
|
// adjustSchedDependency - Perform target specific adjustments to
|
|
// the latency of a schedule dependency.
|
|
virtual void adjustSchedDependency(SUnit *def, SUnit *use,
|
|
SDep& dep) const { }
|
|
|
|
/// \brief Enable use of alias analysis during code generation (during MI
|
|
/// scheduling, DAGCombine, etc.).
|
|
virtual bool useAA() const;
|
|
|
|
/// \brief Reset the features for the subtarget.
|
|
virtual void resetSubtargetFeatures(const MachineFunction *MF) { }
|
|
};
|
|
|
|
} // End llvm namespace
|
|
|
|
#endif
|