mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 04:30:12 +00:00
233a60ec40
This introduces a new pass, SlotIndexes, which is responsible for numbering instructions for register allocation (and other clients). SlotIndexes numbering is designed to match the existing scheme, so this patch should not cause any changes in the generated code. For consistency, and to avoid naming confusion, LiveIndex has been renamed SlotIndex. The processImplicitDefs method of the LiveIntervals analysis has been moved into its own pass so that it can be run prior to SlotIndexes. This was necessary to match the existing numbering scheme. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@85979 91177308-0d34-0410-b5e6-96231b3b80d8
42 lines
1.1 KiB
C++
42 lines
1.1 KiB
C++
//===-------------- llvm/CodeGen/ProcessImplicitDefs.h ----------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
#ifndef LLVM_CODEGEN_PROCESSIMPLICITDEFS_H
|
|
#define LLVM_CODEGEN_PROCESSIMPLICITDEFS_H
|
|
|
|
#include "llvm/CodeGen/MachineFunctionPass.h"
|
|
|
|
namespace llvm {
|
|
|
|
class MachineInstr;
|
|
class TargetInstrInfo;
|
|
|
|
/// Process IMPLICIT_DEF instructions and make sure there is one implicit_def
|
|
/// for each use. Add isUndef marker to implicit_def defs and their uses.
|
|
class ProcessImplicitDefs : public MachineFunctionPass {
|
|
private:
|
|
|
|
bool CanTurnIntoImplicitDef(MachineInstr *MI, unsigned Reg,
|
|
unsigned OpIdx, const TargetInstrInfo *tii_);
|
|
|
|
public:
|
|
static char ID;
|
|
|
|
ProcessImplicitDefs() : MachineFunctionPass(&ID) {}
|
|
|
|
virtual void getAnalysisUsage(AnalysisUsage &au) const;
|
|
|
|
virtual bool runOnMachineFunction(MachineFunction &fn);
|
|
};
|
|
|
|
}
|
|
|
|
#endif // LLVM_CODEGEN_PROCESSIMPLICITDEFS_H
|