mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-26 21:32:10 +00:00
6f948be128
tests don't need -disable-mmx. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@122188 91177308-0d34-0410-b5e6-96231b3b80d8
23 lines
875 B
LLVM
23 lines
875 B
LLVM
; RUN: llc < %s -march=x86 -mattr=sse41 -o %t
|
|
; RUN: grep pshufhw %t | grep -- -95 | count 1
|
|
; RUN: grep shufps %t | count 1
|
|
; RUN: not grep pslldq %t
|
|
|
|
; Test case when creating pshufhw, we incorrectly set the higher order bit
|
|
; for an undef,
|
|
define void @test(<8 x i16>* %dest, <8 x i16> %in) nounwind {
|
|
entry:
|
|
%0 = load <8 x i16>* %dest
|
|
%1 = shufflevector <8 x i16> %0, <8 x i16> %in, <8 x i32> < i32 0, i32 1, i32 2, i32 3, i32 13, i32 undef, i32 14, i32 14>
|
|
store <8 x i16> %1, <8 x i16>* %dest
|
|
ret void
|
|
}
|
|
|
|
; A test case where we shouldn't generate a punpckldq but a pshufd and a pslldq
|
|
define void @test2(<4 x i32>* %dest, <4 x i32> %in) nounwind {
|
|
entry:
|
|
%0 = shufflevector <4 x i32> %in, <4 x i32> <i32 0, i32 0, i32 0, i32 0>, <4 x i32> < i32 undef, i32 5, i32 undef, i32 2>
|
|
store <4 x i32> %0, <4 x i32>* %dest
|
|
ret void
|
|
}
|