.. |
AArch64
|
[AArch64][LoadStoreOptimizer] Generate LDP + SXTW instead of LD[U]R + LD[U]RSW.
|
2015-03-06 22:42:10 +00:00 |
ARM
|
Remove use of misched-bench from this test and replace it with
|
2015-03-07 01:39:06 +00:00 |
BPF
|
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
|
2015-02-27 21:17:42 +00:00 |
CPP
|
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
|
2015-02-27 21:17:42 +00:00 |
Generic
|
DebugInfo: Move new hierarchy into place
|
2015-03-03 17:24:31 +00:00 |
Hexagon
|
DebugInfo: Move new hierarchy into place
|
2015-03-03 17:24:31 +00:00 |
Inputs
|
DebugInfo: Move new hierarchy into place
|
2015-03-03 17:24:31 +00:00 |
Mips
|
[mips][microMIPS] Make usage of ADDU16 and SUBU16 by code generator
|
2015-03-04 15:47:42 +00:00 |
MSP430
|
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
|
2015-02-27 21:17:42 +00:00 |
NVPTX
|
[opaque pointer type] Add textual IR support for explicit type parameter to load instruction
|
2015-02-27 21:17:42 +00:00 |
PowerPC
|
Use the correct func begin symbol in all places in ppc.
|
2015-03-05 19:47:50 +00:00 |
R600
|
R600/SI: Limit SGPRs to 80 on Tonga and Iceland
|
2015-03-09 15:48:09 +00:00 |
SPARC
|
Use the vanilla func_end symbol for .size.
|
2015-03-04 01:35:23 +00:00 |
SystemZ
|
Change SystemZ large tests to use the existing long_tests property
|
2015-03-02 19:34:11 +00:00 |
Thumb
|
DebugInfo: Move new hierarchy into place
|
2015-03-03 17:24:31 +00:00 |
Thumb2
|
Make DataLayout Non-Optional in the Module
|
2015-03-04 18:43:29 +00:00 |
WinEH
|
Replace llvm.frameallocate with llvm.frameescape
|
2015-03-05 18:26:34 +00:00 |
X86
|
Fix line ending in test CodeGen/X86/pr22774.ll. NFC.
|
2015-03-09 15:02:01 +00:00 |
XCore
|
DebugInfo: Move new hierarchy into place
|
2015-03-03 17:24:31 +00:00 |