mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-16 11:30:51 +00:00
5bd1dfa2b5
Large code model on PPC64 requires creating and referencing TOC entries when using the addis/ld form of addressing. This was not being done in all cases. The changes in this patch to PPCAsmPrinter::EmitInstruction() fix this. Two test cases are also modified to reflect this requirement. Fast-isel was not creating correct code for loading floating-point constants using large code model. This also requires the addis/ld form of addressing. Previously we were using the addis/lfd shortcut which is only applicable to medium code model. One test case is modified to reflect this requirement. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@190882 91177308-0d34-0410-b5e6-96231b3b80d8
40 lines
1.4 KiB
LLVM
40 lines
1.4 KiB
LLVM
; RUN: llc -mcpu=pwr7 -O0 -code-model=medium <%s | FileCheck -check-prefix=MEDIUM %s
|
|
; RUN: llc -mcpu=pwr7 -O0 -code-model=large <%s | FileCheck -check-prefix=LARGE %s
|
|
|
|
; Test correct code generation for medium and large code model
|
|
; for loading and storing a static variable scoped to a function.
|
|
|
|
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
|
|
target triple = "powerpc64-unknown-linux-gnu"
|
|
|
|
@test_fn_static.si = internal global i32 0, align 4
|
|
|
|
define signext i32 @test_fn_static() nounwind {
|
|
entry:
|
|
%0 = load i32* @test_fn_static.si, align 4
|
|
%inc = add nsw i32 %0, 1
|
|
store i32 %inc, i32* @test_fn_static.si, align 4
|
|
ret i32 %0
|
|
}
|
|
|
|
; MEDIUM-LABEL: test_fn_static:
|
|
; MEDIUM: addis [[REG1:[0-9]+]], 2, [[VAR:[a-z0-9A-Z_.]+]]@toc@ha
|
|
; MEDIUM: addi [[REG2:[0-9]+]], [[REG1]], [[VAR]]@toc@l
|
|
; MEDIUM: lwz {{[0-9]+}}, 0([[REG2]])
|
|
; MEDIUM: stw {{[0-9]+}}, 0([[REG2]])
|
|
; MEDIUM: .type [[VAR]],@object
|
|
; MEDIUM: .local [[VAR]]
|
|
; MEDIUM: .comm [[VAR]],4,4
|
|
|
|
; LARGE-LABEL: test_fn_static:
|
|
; LARGE: addis [[REG1:[0-9]+]], 2, [[VAR:[a-z0-9A-Z_.]+]]@toc@ha
|
|
; LARGE: ld [[REG2:[0-9]+]], [[VAR]]@toc@l([[REG1]])
|
|
; LARGE: lwz {{[0-9]+}}, 0([[REG2]])
|
|
; LARGE: stw {{[0-9]+}}, 0([[REG2]])
|
|
; LARGE: [[VAR]]:
|
|
; LARGE: .tc [[VAR2:[a-z0-9A-Z_.]+]][TC],[[VAR2]]
|
|
; LARGE: .type [[VAR2]],@object
|
|
; LARGE: .local [[VAR2]]
|
|
; LARGE: .comm [[VAR2]],4,4
|
|
|