mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 20:29:48 +00:00
f56e7678d1
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@211110 91177308-0d34-0410-b5e6-96231b3b80d8
126 lines
2.8 KiB
C++
126 lines
2.8 KiB
C++
//===-- AMDGPUSubtarget.cpp - AMDGPU Subtarget Information ----------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
/// \file
|
|
/// \brief Implements the AMDGPU specific subclass of TargetSubtarget.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "AMDGPUSubtarget.h"
|
|
#include "R600InstrInfo.h"
|
|
#include "SIInstrInfo.h"
|
|
|
|
using namespace llvm;
|
|
|
|
#define DEBUG_TYPE "amdgpu-subtarget"
|
|
|
|
#define GET_SUBTARGETINFO_ENUM
|
|
#define GET_SUBTARGETINFO_TARGET_DESC
|
|
#define GET_SUBTARGETINFO_CTOR
|
|
#include "AMDGPUGenSubtargetInfo.inc"
|
|
|
|
AMDGPUSubtarget::AMDGPUSubtarget(StringRef TT, StringRef CPU, StringRef FS) :
|
|
AMDGPUGenSubtargetInfo(TT, CPU, FS), DumpCode(false) {
|
|
InstrItins = getInstrItineraryForCPU(CPU);
|
|
|
|
// Default card
|
|
StringRef GPU = CPU;
|
|
Is64bit = false;
|
|
HasVertexCache = false;
|
|
TexVTXClauseSize = 0;
|
|
Gen = AMDGPUSubtarget::R600;
|
|
FP64 = false;
|
|
CaymanISA = false;
|
|
EnableIRStructurizer = true;
|
|
EnableIfCvt = true;
|
|
WavefrontSize = 0;
|
|
CFALUBug = false;
|
|
LocalMemorySize = 0;
|
|
ParseSubtargetFeatures(GPU, FS);
|
|
DevName = GPU;
|
|
|
|
if (getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS) {
|
|
InstrInfo.reset(new R600InstrInfo(*this));
|
|
} else {
|
|
InstrInfo.reset(new SIInstrInfo(*this));
|
|
}
|
|
}
|
|
|
|
bool
|
|
AMDGPUSubtarget::is64bit() const {
|
|
return Is64bit;
|
|
}
|
|
bool
|
|
AMDGPUSubtarget::hasVertexCache() const {
|
|
return HasVertexCache;
|
|
}
|
|
short
|
|
AMDGPUSubtarget::getTexVTXClauseSize() const {
|
|
return TexVTXClauseSize;
|
|
}
|
|
enum AMDGPUSubtarget::Generation
|
|
AMDGPUSubtarget::getGeneration() const {
|
|
return Gen;
|
|
}
|
|
bool
|
|
AMDGPUSubtarget::hasHWFP64() const {
|
|
return FP64;
|
|
}
|
|
bool
|
|
AMDGPUSubtarget::hasCaymanISA() const {
|
|
return CaymanISA;
|
|
}
|
|
bool
|
|
AMDGPUSubtarget::IsIRStructurizerEnabled() const {
|
|
return EnableIRStructurizer;
|
|
}
|
|
bool
|
|
AMDGPUSubtarget::isIfCvtEnabled() const {
|
|
return EnableIfCvt;
|
|
}
|
|
unsigned
|
|
AMDGPUSubtarget::getWavefrontSize() const {
|
|
return WavefrontSize;
|
|
}
|
|
unsigned
|
|
AMDGPUSubtarget::getStackEntrySize() const {
|
|
assert(getGeneration() <= NORTHERN_ISLANDS);
|
|
switch(getWavefrontSize()) {
|
|
case 16:
|
|
return 8;
|
|
case 32:
|
|
if (hasCaymanISA())
|
|
return 4;
|
|
else
|
|
return 8;
|
|
case 64:
|
|
return 4;
|
|
default:
|
|
llvm_unreachable("Illegal wavefront size.");
|
|
}
|
|
}
|
|
bool
|
|
AMDGPUSubtarget::hasCFAluBug() const {
|
|
assert(getGeneration() <= NORTHERN_ISLANDS);
|
|
return CFALUBug;
|
|
}
|
|
int
|
|
AMDGPUSubtarget::getLocalMemorySize() const {
|
|
return LocalMemorySize;
|
|
}
|
|
bool
|
|
AMDGPUSubtarget::isTargetELF() const {
|
|
return false;
|
|
}
|
|
|
|
std::string
|
|
AMDGPUSubtarget::getDeviceName() const {
|
|
return DevName;
|
|
}
|