mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-10-20 09:24:58 +00:00
e00a8a2a2e
ATOMIC_LOAD_ADD_{8,16,32,64} instead of ATOMIC_LOAD_ADD.
Increased the Hardcoded Constant OpActionsCapacity to match.
Large but boring; no functional change.
This is to support partial-word atomics on ppc; i8 is
not a valid type there, so by the time we get to lowering, the
ATOMIC_LOAD nodes looks the same whether the type was i8 or i32.
The information can be added to the AtomicSDNode, but that is the
largest SDNode; I don't fully understand the SDNode allocation,
but it is sensitive to the largest node size, so increasing
that must be bad. This is the alternative.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@55457 91177308-0d34-0410-b5e6-96231b3b80d8
|
||
|---|---|---|
| .. | ||
| DarwinTargetAsmInfo.h | ||
| ELFTargetAsmInfo.h | ||
| SubtargetFeature.h | ||
| TargetAsmInfo.h | ||
| TargetData.h | ||
| TargetELFWriterInfo.h | ||
| TargetFrameInfo.h | ||
| TargetInstrDesc.h | ||
| TargetInstrInfo.h | ||
| TargetInstrItineraries.h | ||
| TargetJITInfo.h | ||
| TargetLowering.h | ||
| TargetMachine.h | ||
| TargetMachineRegistry.h | ||
| TargetMachOWriterInfo.h | ||
| TargetOptions.h | ||
| TargetRegisterInfo.h | ||
| TargetSubtarget.h | ||