mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-21 18:29:46 +00:00
This is a bit tricky as the xacquire and xrelease hints use the same bytes, 0xf2 and 0xf3, as the repne and rep prefixes. Fortunately llvm has different llvm MCInst Opcode enums for rep/xrelease and repne/xacquire. So to make this work a boolean was added the InternalInstruction struct as part of the Prefix state which is set with the added logic in readPrefixes() when decoding an instruction to determine if these prefix bytes are to be disassembled as xacquire or xrelease. Then we let the matcher pick the normal prefix instructionID and we change the Opcode after that when it is set into the MCInst being created. rdar://11019859 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@184490 91177308-0d34-0410-b5e6-96231b3b80d8 |
||
---|---|---|
.. | ||
hex-immediates.txt | ||
intel-syntax-32.txt | ||
intel-syntax.txt | ||
invalid-cmp-imm.txt | ||
invalid-VEX-vvvv.txt | ||
lit.local.cfg | ||
marked-up.txt | ||
simple-tests.txt | ||
truncated-input.txt | ||
x86-32.txt | ||
x86-64.txt |